Compute Through Power Loss Approach For Processing Device Having Nonvolatile Logic Memory
    24.
    发明申请
    Compute Through Power Loss Approach For Processing Device Having Nonvolatile Logic Memory 审中-公开
    通过功率损耗方法计算具有非易失性逻辑存储器的处理器件

    公开(公告)号:US20160246355A1

    公开(公告)日:2016-08-25

    申请号:US14918133

    申请日:2015-10-20

    Abstract: A computing device apparatus facilitates use of a deep low power mode that includes powering off the device's CPU by including a software routine configured to be run by the CPU that effects saving to a non-volatile memory a state of the CPU and/or the device's peripherals before entering the deep low-power mode. The software routine can be configured to control this state storage in response to detecting a low power event, i.e., loss of power sufficient to run the CPU, or a software command to enter the deep low power mode to save power as part of an efficiency program. Then, upon wake up from the deep low power mode, the software routine is first run by the CPU to effect restoring from the non-volatile memory the state of the CPU and the peripherals before execution of a primary application for the central processing unit.

    Abstract translation: 计算设备装置有助于使用深度低功率模式,其包括通过包括被配置为由CPU运行的软件例程来关闭设备的CPU,该软件程序将CPU和/或设备的状态保存到非易失性存储器 外设进入深低功耗模式。 响应于检测到低功率事件(即,足够运行CPU的功率损失)或软件命令进入深低功率模式以节省功率作为效率的一部分,可以配置软件例程来控制该状态存储 程序。 然后,从深度低功耗模式唤醒时,软件程序首先由CPU执行,以在执行中央处理单元的主应用程序之前从非易失性存储器恢复CPU和外围设备的状态。

Patent Agency Ranking