-
公开(公告)号:US20220368847A1
公开(公告)日:2022-11-17
申请号:US17660084
申请日:2022-04-21
Applicant: STMicroelectronics (Grenoble 2) SAS
Inventor: Alexandre Mas , Abdessamed Mekki , Cedric Tubert
Abstract: The present disclosure relates to a read-out circuit comprising N inputs configured to be connected to N respective outputs of a pixel array of an image sensor, with N being an integer strictly greater than 1; and N analog-to-digital converters organized in K groups, with K being an integer strictly greater than 1 and strictly less than N, and each having a first input coupled to a respective one of the N inputs and a second input. In each group, the second inputs of the analog-to-digital converters of the group are connected together, electrically decoupled from the second inputs of the analog-to-digital converters of the other groups, and configured to receive a first reference signal that is identical for all the analog-to-digital converters of the group.
-
公开(公告)号:US20220357536A1
公开(公告)日:2022-11-10
申请号:US17735653
申请日:2022-05-03
Inventor: Deborah COGONI , Raphael GOUBOT , Younes BOUTALEB
Abstract: An optical package includes a substrate made of a first material having an upper surface and a lower surface. The substrate further includes at least one cavity opening onto an upper surface of the substrate. Electrical connection vias extend through the substrate. An electronic integrated circuit chip is mounted on the upper surface of the substrate in a position so as to cover the at least one cavity. The electronic integrated circuit chip includes an integrated optical sensor. Each cavity is filled with a second material having a thermal conductivity greater than the thermal conductivity of the first material. The electrical connection vias are arranged on either side of each cavity and between two cavities.
-
公开(公告)号:US11442530B2
公开(公告)日:2022-09-13
申请号:US17109452
申请日:2020-12-02
Applicant: STMicroelectronics (Grenoble 2) SAS
Inventor: Michael Giovannini
IPC: G06F1/32 , G11C5/14 , G06F1/3234 , G06F1/3225 , G06F1/3287
Abstract: A memory includes writable memory units. Each memory unit is configurable: in a retention state wherein the memory unit is capable of retaining data until a subsequent power-off of the memory unit, and in a non-retention state wherein the memory unit does not retain data and consumes less power than in the first state. A controller configures any memory unit of the memory having undergone at least one write access since its last power-up to be in the retention state. The controller further configures at least one memory unit of the memory that has not undergone any write access since its last power-up in the non-retention state.
-
公开(公告)号:US20220278701A1
公开(公告)日:2022-09-01
申请号:US17648993
申请日:2022-01-26
Applicant: STMicroelectronics (Grenoble 2) SAS
Inventor: Michel Ayraud , Philippe Level
Abstract: The present disclosure relates to a circuit including an input terminal configured to receive a first signal at a first frequency; a demodulation chain connected to the input terminal and including a low-noise amplifier having an input coupled to the terminal; a controllable variable impedance connected between a first node and a node configured to receive a reference potential, the first node being connected to the input terminal and/or to the amplifier input; and a current source configured to deliver a current at the first frequency to the first node.
-
公开(公告)号:US20220276356A1
公开(公告)日:2022-09-01
申请号:US17652177
申请日:2022-02-23
Inventor: Cedric Tubert , Pierre Malinge , Matteo Maria Vignetti
IPC: G01S7/4865 , G01S7/4861
Abstract: The present description concerns a sensor and method. Each pixel of the sensor comprises assemblies each including a memory area and a transfer device coupling the memory area to a photoconversion area, and a device for resetting the memory areas. The sensor includes a first circuit controlling the transfer devices and a second circuit controlling the reset devices. During each integration phase, the second circuit orders the end of a phase of reset of the memory areas of first pixels at the beginning of the integration phase and the end of a phase of reset of the memory areas of second pixels at a time subsequent to the beginning of the integration phase.
-
公开(公告)号:US20220261024A1
公开(公告)日:2022-08-18
申请号:US17737692
申请日:2022-05-05
Inventor: Jean CAMIOLO , Alexandre PONS
IPC: G05F1/575 , G01R19/165 , G05F3/18 , G06F1/26 , H03F3/45 , H03K3/0233 , G05F1/56
Abstract: A first terminal receives a first DC voltage. A switch selectively couples the first terminal to a second terminal providing an output. A control circuit selectively actuates the switch in response to a comparison of the first DC voltage to a second DC voltage. A low-dropout (LDO) linear voltage regulator, connected between the first and third terminals, operates to provide the second DC voltage from the first DC voltage.
-
公开(公告)号:US11409031B2
公开(公告)日:2022-08-09
申请号:US17188085
申请日:2021-03-01
Applicant: STMicroelectronics (Grenoble 2) SAS , STMicroelectronics (Research & Development) Limited
Inventor: Frederic Fantoni , Arthur Finlay , Julien Venel , Guilhem Dubois , Marco Antonelli , Hugo Vargas Llanas , Antoine Puthon
IPC: F21V8/00 , F21V13/02 , G02B6/42 , F21Y115/10
Abstract: An optical device is mounted to an electronic circuit having a main face with at least one light source. The optical device is made from a block which includes, for each light source, a corresponding opening that passes through the block. The opening includes a cylindrical part with a threading on an inside surface.
-
公开(公告)号:US20220247946A1
公开(公告)日:2022-08-04
申请号:US17575070
申请日:2022-01-13
Applicant: STMicroelectronics (Grenoble 2) SAS
Inventor: Jerome CHOSSAT , Mathieu THIVIN
IPC: H04N5/367 , H04N5/3745
Abstract: An electronic device includes a first array of image pixels having inputs coupled to first selection tracks and outputs coupled to first output tracks, a second array of test pixels having inputs coupled to second selection tracks and outputs coupled to the first output tracks, and a third array of test pixels having inputs coupled to the first selection tracks and outputs coupled to second output tracks. A processor is coupled to receive output signals on the first and second output tracks. The output signals from the test pixels of the second and third arrays are fixed at one or the other of only two values in the absence of a defect. The output signals received by the processor over the first and second output tracks are processed to determine presence or absence of a defect.
-
公开(公告)号:US20220239062A1
公开(公告)日:2022-07-28
申请号:US17571035
申请日:2022-01-07
Applicant: STMicroelectronics (Grenoble 2) SAS
Inventor: Xavier Branca
Abstract: In an embodiment, a low side driver integrated circuit for a laser diode includes a reference transistor, an output transistor having a gate coupled to a gate of the reference transistor, a first transistor having a gate for receiving a pulsed signal, a drain coupled to a drain of the output transistor and a source coupled to ground, a second transistor, for obtaining a source voltage of the output transistor equal to the source voltage of the reference transistor, a first servo-control circuit for applying a drain voltage of the output transistor to the drain of the reference transistor, and a second servo-control circuit for applying a static reference voltage to the source of the reference transistor.
-
公开(公告)号:US11387381B2
公开(公告)日:2022-07-12
申请号:US17071694
申请日:2020-10-15
Applicant: STMicroelectronics (Grenoble 2) SAS
Inventor: Romain Coffy , Remi Brechignac , Jean-Michel Riviere
Abstract: An optoelectronic device includes an emitter of light rays and a receiver of light rays. The emitter is encapsulated in a transparent block. An opaque conductive layer is applied to a top surface and a side surface of the transparent block. The receiver is mounted to the opaque conductive layer at the top surface. An electrical connection is made between the receiver and the opaque conductive layer. A conductive strip is also mounted to the side surface of the transparent block and isolated from the opaque conductive layer. A further electrical connection is made between the receiver and the conductive strip.
-
-
-
-
-
-
-
-
-