-
公开(公告)号:US20220225068A1
公开(公告)日:2022-07-14
申请号:US17708781
申请日:2022-03-30
Applicant: Micron Technology, Inc.
Inventor: Fa-Long Luo , Glen E. Hush , Aaron P. Boehm
Abstract: Methods, apparatuses, and systems related to wireless main memory for computing are described. A device may include a processor that is wirelessly coupled to a memory array, which may be in a physically separate device. The processor may execute instructions stored in and wirelessly communicated from the memory array. The processor may read data from or write data to the memory array via a wireless communication link (e.g., using resources of an ultra high frequency, super high frequency, and/or extremely high frequency band). Several devices may have a small amount of local memory (or no local memory) and may share, via a wireless communication link, a main memory array. Memory devices may include memory resources and transceiver resources; they may be configured to use one or several communication protocols over licensed or shared frequency spectrum bands, directly (e.g., device-to-device) or indirectly (e.g., via a base station).
-
公开(公告)号:US20220086242A1
公开(公告)日:2022-03-17
申请号:US17532497
申请日:2021-11-22
Applicant: Micron Technology, Inc.
Inventor: Richard Cameron Murphy , Fa-Long Luo
Abstract: Methods and apparatus for incentivizing device participation within a distributed network. In one exemplary embodiment, devices of a fog network may provide for example, computational, storage, and/or network resources in exchange for fungible tokens. In one such variant, the user contributions are recorded in a blockchain data structure, thereby enabling users to be compensated for their contributions of resources to the network at a later time. Unlike traditional networking techniques which often rely on centralized networks directing and/or commandeering user equipment for network bandwidth, the various aspects of the present disclosure are directed to ensuring that crediting and debiting of participation can be performed at the edge of the network (within the fog) without requiring authentication or trust exchanges. More directly, various aspects of the present disclosure are directed to verification and/or validation of work performed by peer devices.
-
公开(公告)号:US11269648B2
公开(公告)日:2022-03-08
申请号:US17065749
申请日:2020-10-08
Applicant: Micron Technology, Inc.
Inventor: Glen E. Hush , Aaron P. Boehm , Fa-Long Luo
Abstract: Systems, apparatuses, and methods for organizing bits in a memory device are described. In a number of embodiments, an apparatus can include an array of memory cells, a data interface, a multiplexer coupled between the array of memory cells and the data interface, and a controller coupled to the array of memory cells, the controller configured to cause the apparatus to latch bits associated with a row of memory cells in the array in a number of sense amplifiers in a prefetch operation and send the bits from the sense amplifiers, through a multiplexer, to a data interface, which may include or be referred to as DQs. The bits may be sent to the DQs in a particular order that may correspond to a particular matrix configuration and may thus facilitate or reduce the complexity of arithmetic operations performed on the data.
-
公开(公告)号:US11206050B2
公开(公告)日:2021-12-21
申请号:US15890275
申请日:2018-02-06
Applicant: MICRON TECHNOLOGY, INC.
Inventor: Fa-Long Luo , Jaime Cummins , Tamara Schmitz , Jeremy Chritz
Abstract: Examples described herein include systems and methods which include wireless devices and systems with examples of full duplex compensation with a self-interference noise calculator that compensates for the self-interference noise generated by power amplifiers at harmonic frequencies of a respective wireless receiver. The self-interference noise calculator may be coupled to antennas of a wireless device and configured to generate the adjusted signals that compensate self-interference. The self-interference noise calculator may include a network of processing elements configured to combine transmission signals into sets of intermediate results. Each set of intermediate results may be summed in the self-interference noise calculator to generate a corresponding adjusted signal. The adjusted signal is receivable by a corresponding wireless receiver to compensate for the self-interference noise generated by a wireless transmitter transmitting on the same or different frequency band as the wireless receiver is receiving.
-
公开(公告)号:US11201646B2
公开(公告)日:2021-12-14
申请号:US16844178
申请日:2020-04-09
Applicant: MICRON TECHNOLOGY, INC.
Inventor: Fa-Long Luo , Tamara Schmitz , Jeremy Chritz , Jaime Cummins
IPC: H04B7/0456 , H04B7/08 , G06F17/15 , H04B7/0413 , H04W84/00
Abstract: Examples described herein include systems and methods which include wireless devices and systems with examples of an autocorrelation calculator. An electronic device including an autocorrelation calculator may be configured to calculate an autocorrelation matrix including an autocorrelation of symbols indicative of a first radio frequency (“RF”) signal and a second RF signal. The electronic device may calculate the autocorrelation matrix based on a stored autocorrelation matrix and the autocorrelation of symbols indicative of the first RF signal and symbols indicative of the second RF signal. The stored autocorrelation matrix may represent another received signal at a different time period than a time period of the first and second RF signals. Examples of the systems and methods may facilitate the processing of data for wireless and may utilize less memory space than a device than a scheme that stores and calculates autocorrelation from a large dataset computed from various time points.
-
公开(公告)号:US20210328631A1
公开(公告)日:2021-10-21
申请号:US17362672
申请日:2021-06-29
Applicant: MICRON TECHNOLOGY, INC.
Inventor: Fa-Long Luo , Jaime Cummins , Tamara Schmitz , Jeremy Chritz
IPC: H04B7/0413 , G06N3/08 , G06N3/04
Abstract: Examples described herein include systems and methods, including wireless devices and systems with neuron calculators that may perform one or more functionalities of a wireless transceiver. The neuron calculator calculates output signals that may be implemented, for example, using accumulation units that sum the multiplicative processing results of ordered sets from ordered neurons with connection weights for each connection between an ordered neuron and outputs of the neuron calculator. The ordered sets may be a combination of some input signals, with the number of signals determined by an order of the neuron. Accordingly, a kth-order neuron may include an ordered set comprising product values of k input signals, where the input signals are selected from a set of k-combinations with repetition. As an example in a wireless transceiver, the neuron calculator may perform channel estimation as a channel estimation processing component of the receiver portion of a wireless transceiver.
-
公开(公告)号:US11100998B2
公开(公告)日:2021-08-24
申请号:US17019602
申请日:2020-09-14
Applicant: Micron Technology, Inc.
Inventor: Glen E. Hush , Aaron P. Boehm , Fa-Long Luo
Abstract: Systems, apparatuses, and methods related to organizing data to correspond to a matrix at a memory device are described. Data can be organized by circuitry coupled to an array of memory cells prior to the processing resources executing instructions on the data. The organization of data may thus occur on a memory device, rather than at an external processor. A controller coupled to the array of memory cells may direct the circuitry to organize the data in a matrix configuration to prepare the data for processing by the processing resources. The circuitry may be or include a column decode circuitry that organizes the data based on a command from the host associated with the processing resource. For example, data read in a prefetch operation may be selected to correspond to rows or columns of a matrix configuration.
-
公开(公告)号:US20210165732A1
公开(公告)日:2021-06-03
申请号:US17150675
申请日:2021-01-15
Applicant: Micron Technology, Inc.
Inventor: Fa-Long Luo , Jaime Cummins , Tamara Schmitz , Jeremy Chritz
IPC: G06F12/02 , G06F12/0864 , G06F12/0893
Abstract: Methods, apparatuses, and systems for tensor memory access are described. Multiple data located in different physical addresses of memory may be concurrently read or written by, for example, employing various processing patterns of tensor or matrix related computations. A memory controller, which may comprise a data address generator, may be configured to generate a sequence of memory addresses for a memory access operation based on a starting address and a dimension of a tensor or matrix. At least one dimension of a tensor or matrix may correspond to a row, a column, a diagonal, a determinant, or an Nth dimension of the tensor or matrix. The memory controller may also comprise a buffer configured to read and write the data generated from or according to a sequence of memory of addresses.
-
公开(公告)号:US10924152B1
公开(公告)日:2021-02-16
申请号:US16683223
申请日:2019-11-13
Applicant: MICRON TECHNOLOGY, INC.
Inventor: Fa-Long Luo
IPC: H04B1/40 , H04B1/401 , H04L25/02 , H04W72/04 , G06N3/04 , H04L1/00 , H04B1/44 , G06N3/08 , H04B7/08
Abstract: Examples described herein include systems and methods which include wireless devices and systems with examples of mixing input data delayed versions of at least a portion of the respective processing results with coefficient data specific to a processing mode selection. For example, a computing system with processing units may mix the input data delayed versions of respective outputs of various layers of multiplication/accumulation processing units (MAC units) for a transmission in a radio frequency (RF) wireless domain with the coefficient data to generate output data that is representative of the transmission being processed according to a wireless processing mode selection. In another example, such mixing input data with delayed versions of processing results may be to receive and process noisy wireless input data. Examples of systems and methods described herein may facilitate the processing of data for 5G wireless communications in a power-efficient and time-efficient manner.
-
公开(公告)号:US10778403B2
公开(公告)日:2020-09-15
申请号:US16116365
申请日:2018-08-29
Applicant: MICRON TECHNOLOGY, INC.
Inventor: Fa-Long Luo , Tamara Schmitz , Jeremy Chritz , Jaime Cummins
IPC: H04L5/14 , H04B1/525 , H04B7/06 , H04W4/70 , H04B7/026 , H04W4/40 , H04B7/08 , H04W76/14 , H04L5/00 , H04L25/02
Abstract: Examples described herein include apparatuses and methods for full duplex device-to-device cooperative communication. Example systems described herein may include self-interference noise calculators. The output of a self-interference noise calculator may be used to compensate for the interference experienced due to signals transmitted by another antenna of the same wireless device or system. In implementing such a self-interference noise calculator, a selected wireless relaying device or wireless destination device may operate in a full-duplex mode, such that relayed messages may be transmitted as well as information from other sources or destinations during a common time period (e.g., symbol, slot, subframe, etc.).
-
-
-
-
-
-
-
-
-