利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

87 条记录 (耗时 0.025 秒)

    Video metadata data structure
    63.
    发明授权
    Video metadata data structure 失效
    视频元数据结构

    公开(公告)号：US07587419B2

    公开(公告)日：2009-09-08

    申请号：US10395913

    申请日：2003-03-24

    申请人： Jonathan Richard Thorpe ,  Andrew David Kydd ,  Mark John McGrath ,  Alexander John James Miller ,  Timothy Stuart Roberts ,  Michael John Williams ,  Barney Govan

    发明人： Jonathan Richard Thorpe ,  Andrew David Kydd ,  Mark John McGrath ,  Alexander John James Miller ,  Timothy Stuart Roberts ,  Michael John Williams ,  Barney Govan

    IPC分类号： G06F7/00 ,  G06F17/00

    CPC分类号： G06F17/30817 ,  G06F17/30834 ,  G06F17/30858 ,  G11B27/031 ,  G11B27/11 ,  G11B2220/2516 ,  G11B2220/455 ,  G11B2220/90 ,  Y10S707/99943 ,  Y10S707/99945 ,  Y10S707/99948

    摘要： A data structure for representing metadata describes the content of at least one shot or sub-shot of information material. The data structure comprises a volume identification defining a data carrier on which the information material is contained, at least one shot identification defining the shot or sub-shot within the material, and at least one type of metadata associated with the content of the shot or sub-shot. The volume identification is arranged at a first hierarchical level and the shot identification is arranged at a lower hierarchical level and the metadata describing the shot is arranged with respect to the shot hierarchical level. The data structure provides an efficient facility for communicating metadata between metadata nodes including application programs which use the metadata. The metadata is identified on the basis of a shot and volume on which the information material which the metadata describes is contained. By arranging the volume identifier at a first hierarchical level, the shot identifier at a lower hierarchical level and the metadata related to the shot or sub-shot within the shot level, a systematic and compatible format for interrogating and retrieving metadata is provided.

    摘要翻译： 用于表示元数据的数据结构描述了信息材料的至少一个镜头或子镜头的内容。 数据结构包括定义其上包含信息材料的数据载体的卷标识，定义材料内的拍摄或子画面的至少一个拍摄标识，以及与拍摄的内容相关联的至少一种类型的元数据 分手。 体积识别被布置在第一层次级别，并且镜头识别被布置在较低层级，并且描述镜头的元数据相对于镜头层级设置。 数据结构提供了在元数据节点之间传送元数据的有效设施，包括使用元数据的应用程序。 元数据基于包含元数据描述的信息材料的镜头和音量来识别。 通过将音量标识符排列在第一层次级别，提供较低层次级别的镜头标识符和与拍摄级别内的镜头或子镜头相关的元数据，提供用于询问和检索元数据的系统兼容格式。

    Reducing the size of a data stream produced during instruction tracing
    64.
    发明申请
    Reducing the size of a data stream produced during instruction tracing 有权
    降低指令跟踪期间产生的数据流的大小

    公开(公告)号：US20070294592A1

    公开(公告)日：2007-12-20

    申请号：US11442593

    申请日：2006-05-30

    申请人： Edmond John Simon Ashfield ,  Michael John Williams ,  John Michael Horley ,  Richard Roy Grisenthwaite

    发明人： Edmond John Simon Ashfield ,  Michael John Williams ,  John Michael Horley ,  Richard Roy Grisenthwaite

    IPC分类号： G06F11/00

    CPC分类号： G06F9/3804 ,  G06F9/3844 ,  G06F11/3447 ,  G06F11/3471 ,  G06F11/348 ,  G06F11/3636 ,  G06F2201/88 ,  Y02D10/34

    摘要： Tracing logic for monitoring a stream of processing instructions from a program being processed by a data processor is disclosed, said tracing logic comprising monitoring logic operable to detect processing of said instructions in said instruction stream; detect which of said instructions in said instruction stream are conditional direct branch instructions, which of said instructions in said instruction stream are conditional indirect branch instructions and which of said instructions in said instruction stream are unconditional indirect branch instructions; said tracing logic further comprising compression logic operable to: designate said conditional direct branch instructions, said conditional indirect branch instructions and said indirect branch instructions as marker instructions; for each marker instruction, output an execution indicator indicating if said marker instruction has executed or a non-execution indicator indicating if said marker instruction has not executed and not output data relating to previously processed instructions that are not marker instructions.

    摘要翻译： 公开了一种用于从由数据处理器处理的程序监视处理指令流的跟踪逻辑，所述跟踪逻辑包括可操作以检测所述指令流中的所述指令的处理的监视逻辑; 检测所述指令流中的哪个指令是条件直接分支指令，所述指令流中的哪个指令是条件间接分支指令，以及所述指令流中的所述指令中的哪一个是无条件间接分支指令; 所述跟踪逻辑还包括压缩逻辑，可操作用于：将所述条件直接分支指令，所述条件间接分支指令和所述间接分支指令指定为标记指令; 对于每个标记指令，输出指示所述标记指令是否已经执行的执行指示符或者指示是否所述标记指令未被执行的非执行指示符，而不输出与先前处理过的指令不是标记指令有关的数据。

    Debug barrier transactions
    65.
    发明授权
    Debug barrier transactions 有权
    调试障碍交易

    公开(公告)号：US09032252B2

    公开(公告)日：2015-05-12

    申请号：US13565098

    申请日：2012-08-02

    申请人： Sheshadri Kalkunte ,  Michael John Williams

    发明人： Sheshadri Kalkunte ,  Michael John Williams

    IPC分类号： G06F11/00 ,  G01R31/317

    CPC分类号： G01R31/31705

    摘要： An integrated circuit 2 includes one or more transaction masters 8, 10, 12, 4 for issuing data transactions via interconnect circuitry 20. Debug access port circuitry is configured to respond to debug commands received from a debug controller 6 to generate barrier transactions which are issued to the interconnect circuitry. The interconnect circuitry responds to the received barrier transactions by constraining a relative ordering of at least some of the data transactions as they pass through the interconnect circuitry.

    摘要翻译： 集成电路2包括用于经由互连电路20发出数据事务的一个或多个交易主机8,10,12,4。调试访问端口电路被配置为响应从调试控制器6接收的调试命令以产生发出的屏障事务 到互连电路。 互连电路通过在通过互连电路时约束数据事务中的至少一些的相对排序来响应接收到的屏障事务。

    Hardware resource management within a data processing system
    66.
    发明授权
    Hardware resource management within a data processing system 有权
    数据处理系统内的硬件资源管理

    公开(公告)号：US08949844B2

    公开(公告)日：2015-02-03

    申请号：US12923276

    申请日：2010-09-13

    申请人： Michael John Williams ,  Stuart David Biles

    发明人： Michael John Williams ,  Stuart David Biles

    IPC分类号： G06F9/455 ,  G06F9/46 ,  G06F7/04 ,  G06F13/00 ,  G06F9/50

    CPC分类号： G06F9/5077

    摘要： A processor 6 is provided with a plurality of hardware resources, such as performance monitors 12 and context pointers 18. Boundary indicating circuitry 14, 20 stores a boundary value which is programmable and which indicates a boundary position dividing the hardware resources into a first portion and a second portion. Resource control circuitry 16, 22 controls access to the hardware resources such that when program execution circuitry 8 is executing a first program it is responsive to a query as to how many off said plurality of hardware resources are present to return a first value whereas when the program execution circuitry is executing a second program it responds to such a query by returning a value corresponding to those hardware resources within the second portion.

    摘要翻译： 处理器6具有诸如性能监视器12和上下文指针18之类的多个硬件资源。边界指示电路14,20存储可编程的边界值，其指示将硬件资源分成第一部分的边界位置， 第二部分。 资源控制电路16,22控制对硬件资源的访问，使得当程序执行电路8正在执行第一程序时，它响应于关于多少个所述多个硬件资源出现以返回第一值的查询，而当 程序执行电路正在执行第二程序，它通过返回与第二部分内的这些硬件资源相对应的值来响应于这样的查询。

    Trace data priority selection
    67.
    发明授权
    Trace data priority selection 有权
    跟踪数据优先级选择

    公开(公告)号：US08887001B2

    公开(公告)日：2014-11-11

    申请号：US12929744

    申请日：2011-02-14

    申请人： John Michael Horley ,  Michael John Williams ,  Katherine Elizabeth Kneebone ,  Alastair David Reid

    发明人： John Michael Horley ,  Michael John Williams ,  Katherine Elizabeth Kneebone ,  Alastair David Reid

    IPC分类号： G06F11/00 ,  G06F11/34

    CPC分类号： G06F11/348

    摘要： An integrated circuit 2 is provided with a data source 6 in the form of a processor executing program instructions connected via a bus interconnect 16 to a trace output device 8. The trace output device 8 is memory mapped. Different memory addresses that are mapped to the trace output device 8 are associated with different priority levels. Trace data written to at least one memory address has a first level of priority in which it is either accepted or the transfer is stalled until the data can be processed by the trace output device 8. Another level of priority associated with a different memory address is such that the data is always accepted but is discarded if the trace output device 8 does not have the ability to process, e.g. store that data at that time.

    摘要翻译： 集成电路2设置有处理器形式的数据源6，该处理器执行通过总线互连16连接到跟踪输出设备8的程序指令。跟踪输出设备8被存储器映射。 映射到跟踪输出设备8的不同的存储器地址与不同的优先级相关联。 写入至少一个存储器地址的跟踪数据具有第一级别的优先级，其中它被接受或者传输被停止，直到数据可以被跟踪输出设备8处理。与不同的存储器地址相关联的另一级别的优先级是 使得数据总是被接受，但是如果跟踪输出设备8不具有处理能力，则被丢弃 存储当时的数据。

    Debugging of a data processing apparatus
    68.
    发明授权
    Debugging of a data processing apparatus 有权
    数据处理设备的调试

    公开(公告)号：US08874883B2

    公开(公告)日：2014-10-28

    申请号：US13137208

    申请日：2011-07-28

    申请人： Michael John Williams ,  Richard Roy Grisenthwaite

    发明人： Michael John Williams ,  Richard Roy Grisenthwaite

    IPC分类号： G06F9/30 ,  G06F11/36

    CPC分类号： G06F11/3648 ,  G06F9/30189

    摘要： A data processing apparatus is provided comprising processing circuitry and instruction decoding circuitry. The data processing apparatus is capable of operating at a plurality of different privilege. Processing circuitry of the data processing apparatus imposes on program instructions different access permissions to at least one of a memory and a set of registers at different ones of the different privilege levels. A debug privilege-level switching instruction is provided and decoding circuitry is responsive to this instruction to switch the processing circuitry from a current privilege level to a target privilege level if the processing circuitry is in a debug mode. However, if the processing circuitry is in a non-debug mode the instruction decoding circuitry prevents execution of the privilege-level switching instruction regardless of the current privilege level.

    摘要翻译： 提供了包括处理电路和指令解码电路的数据处理装置。 数据处理装置能够以多个不同的特权进行操作。 数据处理装置的处理电路对不同特权级别的存储器和一组寄存器中的至少一个对程序指令施加不同的访问权限。 提供调试权限级别切换指令，并且如果处理电路处于调试模式，则解码电路响应于该指令将处理电路从当前特权级别切换到目标特权级别。 然而，如果处理电路处于非调试模式，则指令解码电路防止执行特权级切换指令，而不管当前特权级别如何。

    Video processing system and method for introducing graphical features into video images in a scene
    70.
    发明授权
    Video processing system and method for introducing graphical features into video images in a scene 有权
    将图形特征引入场景中的视频图像的视频处理系统和方法

    公开(公告)号：US08648857B2

    公开(公告)日：2014-02-11

    申请号：US12190106

    申请日：2008-08-12

    申请人： Michael John Williams

    发明人： Michael John Williams

    IPC分类号： G06T15/20 ,  G09G5/00

    CPC分类号： G06T11/00 ,  G06T15/20 ,  G06T19/006 ,  H04N5/272

    摘要： An image processing method introduces a graphical feature or effect into a part of one or more video images of a scene. The scene includes a view of a plurality of objects disposed on an object plane, the part of the video images including one of the plurality of objects on the object plane. The method includes forming a three dimensional model view of the object plane, calculating a transform matrix for transforming points in the model of the object plane into the view of the object plane in the video image, forming the graphical feature or effect in the model of the object plane, transforming the graphical feature or effect from the model to the image view of the object plane using the transform matrix, identifying the one of the plurality of object which is to be viewed within the part of the video image, in which the object is present, and extracting the part of the image view from the video images, into which the graphical feature has been transformed, the extracted part including that part of the feature of effect, which has been transformed from the model. The image processing method provides an improved way of adding a graphical feature or effect to a plane on which a plurality of objects are disposed, so that when a part of the video image, in which one of the plurality of objects, is viewed, the graphical feature or effect appears to the viewer to be a natural scene as if the graphical feature or effect is actually present.

    摘要翻译： 图像处理方法将图形特征或效果引入场景的一个或多个视频图像的一部分。 场景包括设置在物体平面上的多个物体的视图，视频图像的一部分包括物体平面上的多个物体中的一个。 该方法包括形成对象平面的三维模型视图，计算用于将对象平面的模型中的点变换为视频图像中的对象平面的视图的变换矩阵，在模型中形成图形特征或效果 对象平面，使用变换矩阵将图形特征或效果从模型变换到对象平面的图像视图，识别在视频图像的一部分内要观看的多个对象中的一个，其中 存在对象，并且从已经变换了图形特征的视频图像中提取图像视图的一部分，提取的部分包括已经从模型变换的效果特征的那部分。 图像处理方法提供了将图形特征或效果添加到其上放置多个对象的平面上的改进方式，使得当观看多个对象中的哪一个的视频图像的一部分被观看时， 图形特征或效果对于观看者来说是一个自然场景，就像实际存在的图形特征或效果一样。