-
公开(公告)号:US3241956A
公开(公告)日:1966-03-22
申请号:US31982163
申请日:1963-10-29
Applicant: KIYOSHI INOUE
Inventor: KIYOSHI INOUE
IPC: B22F3/105
CPC classification number: B22F3/105 , H01F41/0266
-
公开(公告)号:US3236996A
公开(公告)日:1966-02-22
申请号:US24479862
申请日:1962-12-14
Applicant: KIYOSHI INOUE
Inventor: KIYOSHI INOUE
IPC: B23K11/24
CPC classification number: B23K11/248
-
公开(公告)号:US3234353A
公开(公告)日:1966-02-08
申请号:US22527062
申请日:1962-09-21
Applicant: KIYOSHI INOUE
Inventor: KIYOSHI INOUE
IPC: B23K9/073
CPC classification number: B23K9/0737
-
公开(公告)号:US3232085A
公开(公告)日:1966-02-01
申请号:US4108060
申请日:1960-07-06
Applicant: KIYOSHI INOUE
Inventor: KIYOSHI INOUE
IPC: B21D26/12
CPC classification number: B21D26/12 , Y10T29/49806
-
85.
公开(公告)号:US3196346A
公开(公告)日:1965-07-20
申请号:US8331461
申请日:1961-01-17
Applicant: KIYOSHI INOUE
Inventor: KIYOSHI INOUE
IPC: G01P3/44
CPC classification number: G01P3/44
-
公开(公告)号:US3098164A
公开(公告)日:1963-07-16
申请号:US81375959
申请日:1959-05-18
Applicant: KIYOSHI INOUE
Inventor: KIYOSHI INOUE
IPC: H02K39/00
CPC classification number: H02K39/00
-
公开(公告)号:US3098150A
公开(公告)日:1963-07-16
申请号:US3569360
申请日:1960-06-13
Applicant: KIYOSHI INOUE
Inventor: KIYOSHI INOUE
IPC: B23K11/00
CPC classification number: B23K11/0013
-
公开(公告)号:US3098149A
公开(公告)日:1963-07-16
申请号:US3418760
申请日:1960-06-06
Applicant: KIYOSHI INOUE
Inventor: KIYOSHI INOUE
IPC: B23H1/02
CPC classification number: B23H1/022
-
公开(公告)号:US3014155A
公开(公告)日:1961-12-19
申请号:US896060
申请日:1960-02-16
Applicant: KIYOSHI INOUE
Inventor: KIYOSHI INOUE
IPC: B23H1/02
CPC classification number: B23H1/022 , B23H2300/20
-
公开(公告)号:US08503235B2
公开(公告)日:2013-08-06
申请号:US13298548
申请日:2011-11-17
Applicant: Kunihiro Katayama , Takayuki Tamura , Satoshi Watatani , Kiyoshi Inoue , Shigemasa Shiota , Masashi Naito
Inventor: Kunihiro Katayama , Takayuki Tamura , Satoshi Watatani , Kiyoshi Inoue , Shigemasa Shiota , Masashi Naito
CPC classification number: G11C16/349 , G11C29/76 , G11C29/88
Abstract: In response to a read command received by a system interface unit for accessing a plurality of blocks of data stored in said non-volatile semiconductor memory, a controller carries out selective read operations of blocks of data to two memories from the non-volatile semiconductor memory. The controller also carries out parallel operations of data transferring a first block of data, which has already been subjected to error detection and error correction operations by an error correction unit, from one of the two memories to a host system via said system interface unit and of data transferring of a second block of data to be subjected to the error detection and error correction operation, from said non-volatile semiconductor memory to the other of the two memories.
Abstract translation: 响应于由用于访问存储在所述非易失性半导体存储器中的多个数据块的系统接口单元接收到的读取命令,控制器对来自非易失性半导体存储器的两个存储器执行数据块的选择性读取操作 。 所述控制器还执行数据的并行操作,所述数据传输已经经过错误校正单元的错误检测和纠错操作的第一数据块经由所述系统接口单元从所述两个存储器之一传送到主机系统,并且 将要进行错误检测和纠错操作的第二数据块的数据传输从所述非易失性半导体存储器传输到两个存储器中的另一个。
-
-
-
-
-
-
-
-
-