摘要:
A switch system (20) switches at least sixty-four asynchronous transfer mode (ATM) input data streams (22) into at least sixty-four ATM output data streams (24). The switch system (20) includes a backplane assembly (38) having integral data transmission lines, integral clock transmission lines, and discrete slots (36). A single stage space switch circuit card (26), a clock circuit card (28), and input circuit cards (30) are connected to separate slots (36) in the backplane assembly (38). The integral data transmission lines are coupled between the input circuit cards (30) and the switch circuit card (26) and the integral clock transmission lines are coupled between the clock circuit card (28) and the input circuit cards (30). Data path lengths for the integral data transmission lines differ in the backplane assembly (38), and clock path lengths for the clock transmission lines differ in the backplane assembly. A timing compensation element (86) on each of the input circuit cards (30) imparts a time delay to one of the ATM input data streams (22) to compensate for data and clock path length differences so the each of the ATM input data streams (22) arrive at the single stage switch (26) substantially synchronously.
摘要:
A packet data communication system (10) where multiple users (87) can access the same channel (22) to maximize an efficiency of the communication system (10). Each channel (22) is divided into time slots. Each time slot is allocated to a user based on the user's request (303) for time slots and the availability of time slots. If time slots are available, then the system (10) will inform the user (87) and allocate the time slot to the user (87, 305). If there are no available time slots, then the system (10) will inform the user (87) that no time slots are available and access to the system's channel is denied. The user (87) will continue to request access (303) to the system (10) as long as the user has data packets to send.
摘要:
A high speed packet switch (100) is provided which uses a fabric size of 128.times.128 and operates at a 2.5 Gbps rate. Parallel data transport techniques are used to obtain the 2.5 Gbps data rate while operating internal switches (160) at slower rates. The packet switch fabric is fabricated on a single ASIC using high speed CMOS.