摘要:
The present invention relates to a synchronized timestamp mechanism in a packet processing system. This synchronized timestamp mechanism provides a globally synchronized counter value so counters located on separate packet processing cards can be synchronized. The synchronizing of these packet processing cards provides tracking of how long it takes for packets to be processed, provides the ability to generate packet headers that include sequence numbers for robust header compression, and allows the use of encryption protocols without a time reference signal. The synchronization is provided by sending the cards with counter value information and this information can be used to update the card's internal counter value information so that the card is synchronized with other cards.
摘要:
The present invention relates to a synchronized timestamp mechanism in a packet processing system. This synchronized timestamp mechanism provides a globally synchronized counter value so counters located on separate packet processing cards can be synchronized. The synchronizing of these packet processing cards provides tracking of how long it takes for packets to be processed, provides the ability to generate packet headers that include sequence numbers for robust header compression, and allows the use of encryption protocols without a time reference signal. The synchronization is provided by sending the cards with counter value information and this information can be used to update the card's internal counter value information so that the card is synchronized with other cards.
摘要:
Systems and methods for communicating data over a communication bus are disclosed. In some aspects, the data is digital information communicated over a multiple-line bus connecting two or more electronic devices such as integrated circuits. The disclosure presents useful formats for arranging data into data cells communicated over the bus, and include some exemplary features as shared clock signals, Ready bit information, and vertical parity checking.
摘要:
A data and voice communication system includes communication between a line card and an accelerator card. Voice, data, and control traffic is received from the line card and is transmitted to the accelerator card via a physical link having separate voice, data, and control logical channels. The separate voice, data, and control logical channels are represented by labeled data packets.
摘要:
A data and voice communication system includes communication between a line card and an accelerator card. Voice, data, and control traffic is received from the line card and is transmitted to the accelerator card via a physical link having separate voice, data, and control logical channels. The separate voice, data, and control logical channels are represented by labeled data packets.
摘要:
A converter for converting serial (e.g. TDM) data streams into parallel (e.g. cell) data is presented. Conversion from cell to TDM format is also disclosed. Methods for converting between serial and parallel data formats are provided. In some applications, communication data streams of digital data may be captured, processed, and stored in one or more of the serial and cell data formats.
摘要:
Systems and methods for communicating data over a communication bus are disclosed. In some aspects, the data is digital information communicated over a multiple-line bus connecting two or more electronic devices such as integrated circuits. The disclosure presents useful formats for arranging data into data cells communicated over the bus, and include some exemplary features as shared clock signals, Ready bit information, and vertical parity checking.
摘要:
In order to efficiently use processing and transmission bandwidth and data storage of a computer system, video data is represented using integer and fractional values. The integer value has a precision defined by the precision of the data paths of the computer system. These integer and fractional components are packed into byte-oriented data packets in a manner that minimizes waste of storage space and transmission bandwidth. This packing of data also may be done in such a way so as to minimize processing for performing packing and unpacking of the data. Because the video data may be easily separated and combined into its integer and fractional components, these components may be processed or transported separately, in parallel or in series, and then later recombined. As a result, lower precision devices may be used in parallel to process or transport streams of higher precision data without having a high precision data processing or transport path.
摘要:
A data and voice communication system includes communication between a line card and an accelerator card. Voice, data, and control traffic is received from the line card and is transmitted to the accelerator card via a physical link having separate voice, data, and control logical channels. The separate voice, data, and control logical channels are represented by labeled data packets.
摘要:
A data and voice communication system includes communication between a line card and an accelerator card. Voice, data, and control traffic is received from the line card and is transmitted to the accelerator card via a physical link having separate voice, data, and control logical channels. The separate voice, data, and control logical channels are represented by labeled data packets.