利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

9 条记录 (耗时 0.013 秒)

    ASSEMBLING RESPONSE PACKETS
    6.
    发明申请
    ASSEMBLING RESPONSE PACKETS 有权
    组装响应包

    公开(公告)号：US20160105267A1

    公开(公告)日：2016-04-14

    申请号：US14862882

    申请日：2015-09-23

    申请人： Fabrice Jean VERPLANKEN ,  Francois ABEL ,  Jean-Paul ALDEBERT ,  Jean-Luc FRENOY

    发明人： Fabrice Jean VERPLANKEN ,  Francois ABEL ,  Jean-Paul ALDEBERT ,  Jean-Luc FRENOY

    IPC分类号： H04L5/00 ,  H04L29/06

    CPC分类号： H04L69/22 ,  G11C15/00 ,  G11C19/00

    摘要： Proposed is an action machine for assembling response packets in a network processor. The action machine comprises: a first register array adapted to store data for entry into fixed-length fields of differing response packets, a fixed-length field having the same length in the differing response packets; and a second register array adapted to store data for entry into variable-length fields of differing response packets, a variable-length field having different values or lengths in the differing response packets. The action machine is adapted to assemble a response packet by combining data stored in the first register array with data stored in the second register array.

    摘要翻译： 提出了一种用于在网络处理器中组装响应数据包的动作机器。 动作机器包括：第一寄存器阵列，其适于存储用于进入不同响应分组的固定长度字段的数据，在不同响应分组中具有相同长度的固定长度字段; 以及第二寄存器阵列，其适于存储用于进入不同响应分组的可变长度字段的数据，在不同响应分组中具有不同值或长度的可变长度字段。 动作机器适于通过将存储在第一寄存器阵列中的数据与存储在第二寄存器阵列中的数据组合来组合响应分组。

    Method and system for a timing based logic entry
    8.
    发明授权
    Method and system for a timing based logic entry 失效
    基于定时的逻辑输入的方法和系统

    公开(公告)号：US06789234B2

    公开(公告)日：2004-09-07

    申请号：US10328355

    申请日：2002-12-23

    申请人： Jean-Paul Aldebert ,  Jean Calvignac ,  Fabrice Verplanken

    发明人： Jean-Paul Aldebert ,  Jean Calvignac ,  Fabrice Verplanken

    IPC分类号： G06F1750

    CPC分类号： G06F17/5031

    摘要： A method and system for creating on a computer a timing based representation of an integrated circuit using a graphical editor operating on the computer. The method includes first in creating timing diagrams identifying the elements of the circuit and their time based interconnections. The method further comprises a translation of the timing based diagram editor files into HDL statement. The preferred embodiment is described, it comprises the use of an ASCII editor and a translation program to VHDL statements. A system is also described implementing the steps of the method in a computer. In order to avoid having different tools to translate timing based diagram editor files into HDL statements, a first step translating graphical editor output file into a PostScript file is performed by executing the “print to file” command of the printing driver of the computer. The PostScript file is then translated into a bitmap file using a RIP. The translation is then performed from the bitmap file into the HDL statements. This translation is “universal” as it can be used for any type of initial graphical file containing the timing diagram.

    摘要翻译： 一种用于在计算机上创建使用在计算机上操作的图形编辑器的基于时序的集成电路表示的方法和系统。 该方法首先在创建识别电路的元件及其基于时间的互连的时序图。 该方法还包括将基于时序的编辑器文件转换为HDL语句。 描述了优选实施例，它包括使用ASCII编辑器和对VHDL语句的翻译程序。 还描述了在计算机中实现该方法的步骤的系统。 为了避免使用不同的工具将基于时序的图编辑器文件转换为HDL语句，将图形编辑器输出文件转换为PostScript文件的第一步是通过执行计算机打印驱动程序的“打印到文件”命令执行的。 然后使用RIP将PostScript文件转换为位图文件。 然后，转换从位图文件执行到HDL语句。 这个翻译是“通用的”，因为它可以用于包含时序图的任何类型的初始图形文件。

    Method and apparatus providing a multiport physical interface to high speed packet networks
    9.
    发明授权
    Method and apparatus providing a multiport physical interface to high speed packet networks 失效
    向高速分组网络提供多端口物理接口的方法和装置

    公开(公告)号：US5923664A

    公开(公告)日：1999-07-13

    申请号：US824941

    申请日：1997-03-27

    申请人： Jean-Paul Aldebert ,  Jean Calvignac ,  Daniel Orsatti ,  Fabrice Verplanken ,  Jean-Claude Zunino

    发明人： Jean-Paul Aldebert ,  Jean Calvignac ,  Daniel Orsatti ,  Fabrice Verplanken ,  Jean-Claude Zunino

    IPC分类号： H04L12/70 ,  H04Q11/04 ,  H04J3/16 ,  H04J3/22 ,  H04J3/24

    CPC分类号： H04Q11/0478 ,  H04L2012/5615

    摘要： The invention discloses a method and an apparatus for implementing the physical interface in a network element connected to a packet network such as Asynchronous Transfer Mode (ATM) network. With the solution of the invention, the physical interface functions can be integrated on one chip for more than one network port. The physical interface is provided between port bit streams at media speed and word data flow transferred onto/from a bus which is under the control of the network equipment. The solution of the invention includes grouping logics and storage elements by islands of more than one port. Furthermore, the logics and storage elements for statistical counting operations can be grouped for a processing generalized to all ports. Finally, the solution of the present invention takes into account two characteristics of the physical interface which are the different rates between network link media speed and bus access rate and the technology of the high density static imbedded RAMs used for hardware integration. The Flip/Flop pointer RAMs of Flip/Flop data RAMs are duplicated and some interface RAMs are created to transfer control data between the islands and the generalized processing logical blocks.

    摘要翻译： 本发明公开了一种在连接到诸如异步传输模式（ATM）网络的分组网络的网络元件中实现物理接口的方法和装置。 通过本发明的解决方案，物理接口功能可以集成在多个网络端口的一个芯片上。 在媒体速度的端口比特流之间提供物理接口，并且传输到/经由网络设备控制的总线上的字数据流。 本发明的解决方案包括通过多于一个端口的岛分组逻辑和存储元件。 此外，用于统计计数​​操作的逻辑和存储元件可以被分组用于对所有端口进行泛化。 最后，本发明的解决方案考虑了物理接口的两个特征，它们是网络链路媒体速度和总线访问速率之间的不同速率以及用于硬件集成的高密度静态嵌入RAM的技术。 翻转/翻转数据RAM的翻转/翻转指针RAM被复制，并且创建一些接口RAM以在岛和广义处理逻辑块之间传送控制数据。