Method and system for providing a program call to a dispatchable unit's
base space
    1.
    发明授权
    Method and system for providing a program call to a dispatchable unit's base space 失效
    用于向可分派单元的基础空间提供程序调用的方法和系统

    公开(公告)号:US5493661A

    公开(公告)日:1996-02-20

    申请号:US847555

    申请日:1992-03-06

    CPC分类号: G06F12/109

    摘要: A method and system for providing a PROGRAM CALL to a dispatchable unit's base space is described herein. A program call to a dispatchable unit's (PC to DU) base space bit is added to each entry-table entry in order to determine whether a PROGRAM CALL to a base space is to be made. Should the bit indicate that a PROGRAM CALL to a dispatchable unit's base space is to be made, then in one embodiment, the base address space number-second-table entry origin (BASTEO) and base address space number (BASN) stored in the dispatchable unit control table (DUCT) are used in identifying the base space and accessing associated control information for the identified base space. In another embodiment, the BASN stored in the DUCT is used in ASN translation to identify the base space and access the associated control information for the base space.

    摘要翻译: 本文描述了一种用于向可分派单元的基础空间提供PROGRAM CALL的方法和系统。 为了确定是否对基本空间进行PROGRAM CALL,将向可分派单元(PC到DU)基地址位的程序调用被添加到每个条目表条目。 如果该位指示对可调度单元的基本空间进行PROGRAM呼叫,则在一个实施例中,存储在可分发单元的基址空间中的基地址空间号码 - 第二表入口源(BASTEO)和基地址空间号(BASN) 单位控制表(DUCT)用于识别基础空间并访问所识别的基础空间的相关控制信息。 在另一个实施例中,存储在DUCT中的BASN用于ASN转换,以识别基本空间并访问相关联的基本空间的控制信息。

    System for addressing a very large memory with real or virtual addresses
using address mode registers
    2.
    发明授权
    System for addressing a very large memory with real or virtual addresses using address mode registers 失效
    使用地址模式寄存器寻址具有实际或虚拟地址的非常大的存储器的系统

    公开(公告)号:US5423013A

    公开(公告)日:1995-06-06

    申请号:US754810

    申请日:1991-09-04

    摘要: Allows instructions and data to be located in any one or more of plural sections of a large-size real memory of a data processing system. Any memory section is located by concatenating a conventional small real/absolute address with an address extender used with conventional small-size memory. A Central Processor Extended Address Mode (CPEAM) register content indicates the location of extenders in an AR(s), ASTE(s), STE(s) or PTE(s) for use by a central processor or I/O operations. An Input-Output Extended Address Mode (IOEAM) register content indicates the location of the extenders in ORB(s), CCW(s) or IDAW(s) for use by I/O operations. A compatible mode sets the content to zero for either or both of the CPEAM and IOEAM if either or both is not to be used.

    摘要翻译: 允许指令和数据位于数据处理系统的大尺寸实际存储器的多个部分中的任何一个或多个中。 任何存储器部分通过将传统的小实际/绝对地址与传统的小尺寸存储器使用的地址扩展器连接来定位。 中央处理器扩展地址模式(CPEAM)寄存器内容指示AR(s),ASTE,STE(s)或PTE的扩展器的位置,供中央处理器或I / O操作使用。 输入输出扩展地址模式(IOEAM)寄存器内容指示扩展器在ORB(s),CCW(s)或IDAW中的位置,供I / O操作使用。 如果不使用任何一个或两个,则兼容模式将CPEAM和IOEAM中的一个或两个设置为零。

    Recovery routine masking and barriers to support phased recovery development
    4.
    发明授权
    Recovery routine masking and barriers to support phased recovery development 失效
    恢复常规掩蔽和支持分阶段恢复开发的障碍

    公开(公告)号:US07783920B2

    公开(公告)日:2010-08-24

    申请号:US11676546

    申请日:2007-02-20

    IPC分类号: G06F11/00

    摘要: A method, computer program product, and data processing system for providing optional exception recovery features in operating system kernel code are disclosed. In a preferred embodiment, a segment of mainline code may designate a recovery routine for that segment by calling a kernel service provided for that purpose. The kernel service pushes the address of the designated recovery routine, context, and re-entry point information corresponding to the segment to a recovery stack. An additional “footprint” region is also allocated on the recovery stack and used to store other state information needed for recovery. A mask value or barrier count value is also stored on the recovery stack to allow recovery to be disabled for non-recoverable routines.

    摘要翻译: 公开了一种在操作系统内核代码中提供可选异常恢复功能的方法,计算机程序产品和数据处理系统。 在优选实施例中,主线代码段可以通过调用为此目的提供的内核服务来指定该段的恢复例程。 内核服务将对应于该段的指定的恢复例程,上下文和重入点信息的地址推送到恢复堆栈。 另外的“占用空间”区域也分配在恢复堆栈上,用于存储恢复所需的其他状态信息。 掩码值或屏障计数值也存储在恢复堆栈中,以允许对不可恢复例程进行恢复。

    Extension of two phase commit protocol to distributed participants
    5.
    发明授权
    Extension of two phase commit protocol to distributed participants 失效
    将两阶段提交协议扩展到分布式参与者

    公开(公告)号:US5546582A

    公开(公告)日:1996-08-13

    申请号:US384484

    申请日:1995-02-02

    CPC分类号: G06F17/30377

    摘要: An extension of the two phase commit protocol allows distributed participation among physically distant agents independent of the communications mechanism being used in a data processing system. An extra stage of processing is added to the two phase commit protocol called End Phase One Processing (EPOP) which enables a distribution of the coordinator function across systems using any communication mechanism. EPOP is an extra stage in which a participant can receive control. In this extra stage, a participant flows two phase commit protocol sequences to distributed systems. The communication mechanism is used in such a way that it becomes part of a distributed coordinator. The coordinator itself does not need knowledge of other systems. The extra stage of processing is enabled by an operating system service called Enable End Phase One Exit Processing (EEPOEP). EEPOEP causes an extension of two phase commit protocol to be used on the issuing system. In this way, not only distributed databases can be supported, but also distributed users and distributed generic resource managers. A new response, called ABSTAIN, can be used by a resource manager in response to a PREPARE signal from the coordinator. This response from the resource manager to the coordinator indicates that the resource manager wants to continue to be involved with the unit of work two phase commit process but does not want to influence the final decision (i.e., COMMIT or BACKOUT) of the unit of work.

    摘要翻译: 两阶段提交协议的扩展允许独立于在数据处理系统中使用的通信机制的物理远程代理之间的分布式参与。 一个额外的处理阶段被添加到称为终端一处理(EPOP)的两阶段提交协议中,这使得能够使用任何通信机制跨系统分配协调器功能。 EPOP是参与者可以接受控制的额外阶段。 在这个额外的阶段,参与者将两阶段提交协议序列流向分布式系统。 通信机制的使用方式使其成为分布式协调器的一部分。 协调员本身不需要其他系统的知识。 处理的额外阶段由称为启用结束一期退出处理(EEPOEP)的操作系统服务启用。 EEPOEP导致在发行系统上使用两阶段提交协议的扩展。 这样,不仅可以支持分布式数据库,还可以分布式用户和分布式的通用资源管理器。 一个称为ABSTAIN的新响应可以被资源管理器用来响应来自协调器的PREPARE信号。 资源管理员对协调者的这种反应表明,资源管理器希望继续参与工作单元两阶段提交过程,但不想影响工作单元的最终决定(即COMMIT或BACKOUT) 。

    Method and system for performing recovery of a single-threaded queue
    6.
    发明授权
    Method and system for performing recovery of a single-threaded queue 失效
    执行单线程队列恢复的方法和系统

    公开(公告)号:US07562260B2

    公开(公告)日:2009-07-14

    申请号:US11397842

    申请日:2006-04-04

    申请人: Michael G. Mall

    发明人: Michael G. Mall

    IPC分类号: G06F11/00

    CPC分类号: G06F9/546 G06F2209/548

    摘要: A method, system and computer program product for performing recovery of a single-threaded queue are disclosed. The method includes scanning a set of elements of the single-threaded queue to detect a cycle containing a first element, and, in response to detecting the cycle, determining a size of the cycle in terms of a number of elements contained the cycle. A second element of the set of elements of the single-threaded queue is located, which second element is previous to the first element by a number of elements equivalent to the cycle. An element causing the cycle is located by performing a detailed element scan starting at the second element and the single-threaded queue is recovered by storing an end-of-queue value in a forward link of the element causing the cycle.

    摘要翻译: 公开了一种用于执行单线程队列恢复的方法,系统和计算机程序产品。 该方法包括扫描单线程队列的一组元素以检测包含第一元素的周期,并且响应于检测到该周期,根据包含循环的元素的数量来确定周期的大小。 位于单线程队列的一组元素中的第二个元素,该第二个元素在第一个元素之前由多个相当于该循环的元素组成。 通过执行从第二个元素开始的详细元素扫描来定位引起该周期的元素,并且通过在引起该周期的元素的前向链路中存储队列结束值来恢复单线程队列。

    Kernel Error Recovery Disablement and Shared Recovery Routine Footprint Areas
    7.
    发明申请
    Kernel Error Recovery Disablement and Shared Recovery Routine Footprint Areas 失效
    内核错误恢复禁用和共享恢复常规足迹区域

    公开(公告)号:US20080201604A1

    公开(公告)日:2008-08-21

    申请号:US11676536

    申请日:2007-02-20

    IPC分类号: G06F11/08

    摘要: A method, computer program product, and data processing system for providing optional failure recovery features in operating system kernel code are disclosed. In accordance with a preferred embodiment, a segment of mainline code may designate a recovery routine for that segment by calling a kernel service provided for that purpose. The kernel service allocates a “footprint” region on the recovery stack for storing state information arising from the execution of the recovery-enabled code. In the event of an exception, a recovery manager routine uses information from the recovery stack to recover from the exception. Recovery may be disabled altogether for performance purposes by way of boot-time patching to disable the use of the recovery stack and to allow state information to be written to a static “scratchpad” area, which unlike the recovery stack, is allowed to be overwritten, its contents being ignored.

    摘要翻译: 公开了一种用于在操作系统内核代码中提供可选故障恢复功能的方法,计算机程序产品和数据处理系统。 根据优选实施例,主线代码段可以通过调用为此目的提供的内核服务来指定该段的恢复例程。 内核服务在恢复堆栈上分配“足迹”区域,用于存储由启用恢复的代码执行而产生的状态信息。 在发生异常的情况下,恢复管理器例程使用恢复堆栈中的信息从异常中恢复。 恢复可以通过引导时修补方式完全禁用,以禁用恢复堆栈的使用,并允许将状态信息写入到与恢复堆栈不同的静态“暂存区”区域,这被允许被覆盖 ,其内容被忽略。

    MANAGING EXECUTION OF MIXED WORKLOADS IN A SIMULTANEOUS MULTI-THREADED (SMT) ENABLED SYSTEM
    8.
    发明申请
    MANAGING EXECUTION OF MIXED WORKLOADS IN A SIMULTANEOUS MULTI-THREADED (SMT) ENABLED SYSTEM 有权
    在同时多线程(SMT)启用系统中管理混合工作负载的执行

    公开(公告)号:US20070300227A1

    公开(公告)日:2007-12-27

    申请号:US11426814

    申请日:2006-06-27

    IPC分类号: G06F9/46

    摘要: A method, system, and program are provided for managing execution of mixed workloads in a simultaneous multi-threaded (SMT) enabled system. In one embodiment, in a SMT enabled processor system, having multiple processors each activated to interleave execution of multiple hardware threads on each processor, for ST workload, the kernel of the SMT enabled processor system facilitates construction of an exclusive set of processors to simulate an ST mode for handling the tasks of the ST workload, wherein the ST workload runs more efficiently on single threaded processors. The kernel schedules the ST workload on the exclusive set of processors by selecting one hardware thread per processor within said exclusive set of processors to handle a separate one of the tasks of the ST workload, while requiring the remaining hardware threads per processor within the exclusive set to idle. As a result, the ST workload is executed on the SMT enabled processor system as if the exclusive set of processors run in ST mode, but without actually deactivating the remaining idle hardware threads per processor within the exclusive set of processors.

    摘要翻译: 提供了一种方法,系统和程序,用于在同时支持多线程(SMT)的系统中管理混合工作负载的执行。 在一个实施例中,在具有SMT功能的处理器系统中,具有多个处理器,每个处理器被激活以交织每个处理器上的多个硬件线程的执行,对于ST工作负载,启用SMT的处理器系统的内核便于构建一组独占的处理器来模拟 ST模式,用于处理ST工作负载的任务,其中ST工作负载在单线程处理器上更有效地运行。 内核通过在所述独占处理器集合中选择一个处理器中的每个处理器的一个硬件线程来调度独占处理器上的ST工作负载,以处理ST工作负载的任务中的单独一个,同时要求在独占集合内的每个处理器的剩余硬件线程 闲置 因此,在SMT启用的处理器系统上执行ST工作负载,就好像排它的处理器集合以ST模式运行,但是不排除在独占处理器集合内的每个处理器剩余的空闲硬件线程。

    Data domain switching on program address space switching and return
    9.
    发明授权
    Data domain switching on program address space switching and return 失效
    数据域切换程序地址空间切换和返回

    公开(公告)号:US4945480A

    公开(公告)日:1990-07-31

    申请号:US154685

    申请日:1988-02-10

    摘要: The embodiment enables multiple virtual data domains to be accessible to a program executing on a processor. A data domain is a set of virtual address spaces for containing data that can be accessed by an executing program. Two types of data domains are defined by access lists, called PSAL and DUAL. Each list has entries specifying virtual address spaces accessible to an executing program. The program is located in a program address space. The program address space and each data domain are located through respective control registers. On a program call, the processor loads a control register with means to identify the PSAL data domain. The loaded control register provides the called program with immediate access to its own PSAL data domain. When the call is from a different program address space, the calling program space's PSAL data domain immediately becomes non-accessible due to overlaying in the single loading of the one control register. Switching of the PSAL data domains is fast and easy because only one address is loaded into the control register. Because the DUAL data domain remains unchanged across the program call, the calling and called programs have common access to the DUAL data domain.

    MANAGING EXECUTION OF MIXED WORKLOADS IN A SIMULTANEOUS MULTI-THREADED (SMT) ENABLED SYSTEM
    10.
    发明申请
    MANAGING EXECUTION OF MIXED WORKLOADS IN A SIMULTANEOUS MULTI-THREADED (SMT) ENABLED SYSTEM 有权
    在同时多线程(SMT)启用系统中管理混合工作负载的执行

    公开(公告)号:US20120084778A1

    公开(公告)日:2012-04-05

    申请号:US13304540

    申请日:2011-11-25

    IPC分类号: G06F9/46 G06F9/455

    摘要: A kernel of a SMT enabled processor system facilitates construction of an exclusive set of processors to simulate an ST mode for handling the tasks of the ST workload, wherein the ST workload runs more efficiently on single threaded processors. The kernel schedules the ST workload on the exclusive set of processors by selecting one hardware thread per processor within said exclusive set of processors to handle a separate one of the tasks of the ST workload, while requiring the remaining hardware threads per processor within the exclusive set to idle. As a result, the ST workload is executed on the SMT enabled processor system as if the exclusive set of processors run in ST mode, but without actually deactivating the remaining idle hardware threads per processor within the exclusive set of processors.

    摘要翻译: 支持SMT的处理器系统的内核便于构建独特的一组处理器,以模拟用于处理ST工作负载任务的ST模式,其中ST工作负载在单线程处理器上更有效地运行。 内核通过在所述独占处理器集合中选择一个处理器中的每个处理器的一个硬件线程来调度独占处理器上的ST工作负载,以处理ST工作负载的任务中的单独一个,同时要求在独占集合内的每个处理器的剩余硬件线程 闲置 因此,在SMT启用的处理器系统上执行ST工作负载,就好像排它的处理器集合以ST模式运行,但是不排除在独占处理器集合内的每个处理器剩余的空闲硬件线程。