公开(公告)号：US5703821A

公开(公告)日：1997-12-30

申请号：US562736

申请日：1995-11-27

Applicant: Andrea Baroni ,  Giovanni Mastrodomenico ,  Michele Taliercio ,  Piero Capocelli ,  Luigi Carro ,  Rajamohan Varambally

Inventor： Andrea Baroni ,  Giovanni Mastrodomenico ,  Michele Taliercio ,  Piero Capocelli ,  Luigi Carro ,  Rajamohan Varambally

IPC: G06F17/50 ,  G11C7/14 ,  G11C7/22 ,  G11C7/00

CPC classification number: G11C7/22 ,  G11C7/14

Abstract: A single-port RAM generator architecture, for the generation of different RAM structures in a CAD environment, and to test the operation capabilities of the different RAM structure, The architecture includes a Static RAM matrix and a self timed architecture, which includes a control logic, both a dummy row and a dummy column having respectively equivalent load of a word line and of bit column of said matrix. The dummy column is discharged at a faster rate than the corresponding bit column optimizing the timing and reducing power consumption. Different column multiplexer selections provide different RAMs for a selected RAM size, each having slightly different silicon area and timing performance.

Abstract translation: 单端口RAM生成器架构，用于在CAD环境中生成不同的RAM结构，并测试不同RAM结构的操作能力。该架构包括一个静态RAM矩阵和一个自定时架构，其中包括一个控制逻辑 ，具有分别具有所述矩阵的字线和位列的等效负载的虚拟行和虚拟列。 虚拟列以比相应位列更快的速率放电，优化定时并降低功耗。 不同的列复用器选择为选定的RAM大小提供不同的RAM，每个RAM具有略微不同的硅面积和时序性能。

公开(公告)号：US5471428A

公开(公告)日：1995-11-28

申请号：US159181

申请日：1993-11-30

Applicant: Andrea Baroni ,  Giovanni Mastrodomenico ,  Taliercio Michele ,  Piero Capocelli ,  Luigi Carro ,  Rajamohan Varambally

Inventor： Andrea Baroni ,  Giovanni Mastrodomenico ,  Taliercio Michele ,  Piero Capocelli ,  Luigi Carro ,  Rajamohan Varambally

IPC: G06F17/50 ,  G11C7/14 ,  G11C7/22 ,  G11C7/00

CPC classification number: G11C7/22 ,  G11C7/14

Abstract: A single-port RAM generator architecture, for the generation of different RAM structures in a CAD environment, and to test the operation capabilities of the different RAM structure. The architecture includes a Static RAM matrix and a self timed architecture, which includes a control logic, both a dummy row and a dummy column having respectively equivalent load of a word line and of bit column of said matrix. The dummy column is discharged at a faster rate than the corresponding bit column optimizing the timing and reducing power consumption. Different column multiplexer selections provide different RAMs for a selected RAM size, each having slightly different silicon area and timing performance.

Abstract translation: 单端口RAM生成器架构，用于在CAD环境中生成不同的RAM结构，并测试不同RAM结构的操作能力。 该架构包括静态RAM矩阵和自定时架构，其包括控制逻辑，虚拟行和虚拟列，分别具有字线和所述矩阵的位列的等效负载。 虚拟列以比相应位列更快的速率放电，优化定时并降低功耗。 不同的列复用器选择为选定的RAM大小提供不同的RAM，每个RAM具有略微不同的硅面积和时序性能。

公开(公告)号：US06598190B1

公开(公告)日：2003-07-22

申请号：US09175220

申请日：1998-10-19

Applicant: Piero Capocelli ,  Michele Taliercio ,  Rajamohan Varambally ,  Andrea Baroni

Inventor： Piero Capocelli ,  Michele Taliercio ,  Rajamohan Varambally ,  Andrea Baroni

IPC: G11C2900

CPC classification number: G11C29/72

Abstract: A memory device generator for generating memory devices in a CAD environment, the generator composed of a library file containing predefined basic circuit components; memory array generation algorithm interacting with the library file for generating a variable-size memory array representation having a variable number of memory elements, and at least one redundant memory element; memory element selection circuit generation algorithm interacting with the library file for generating a memory element selection circuit to be associated with the memory array for selecting at least one memory element according to memory device address inputs. The memory element selection circuit generation algorithm having a subroutine for generating a variable-size content-addressable memory representation having a plurality of content-addressable memory locations each one associated to a respective memory element or to a redundant memory element, each of the content-addressable memory locations suitable for storing one of a set of values of the memory device address inputs and for selecting the respective memory element or redundant memory element when the memory device address inputs take the one value.

Abstract translation: 一种用于在CAD环境中生成存储器件的存储器件发生器，所述发生器由包含预定义的基本电路部件的库文件组成; 存储器阵列生成算法与库文件交互以产生具有可变数量的存储器元件的可变大小的存储器阵列表示，以及至少一个冗余存储器元件; 存储器元件选择电路生成算法与库文件交互，用于产生与存储器阵列相关联的存储器元件选择电路，用于根据存储器设备地址输入选择至少一个存储器元件。 存储元件选择电路生成算法具有用于生成具有多个可内容寻址的存储器位置的可变大小内容可寻址存储器表示的子程序，每个内容寻址存储器位置各自与相应的存储器元件或冗余存储器元件相关联， 可寻址存储器位置适于存储存储器件地址输入的一组值中的一个，并且当存储器件地址输入采用一个值时用于选择相应的存储器元件或冗余存储器元件。