公开(公告)号：US5841418A

公开(公告)日：1998-11-24

申请号：US483584

申请日：1995-06-07

申请人： Vald Bril ,  Rakesh Bindlish ,  Ken Fuiks ,  Robin Sungsoo Han ,  Sridhar Kotha ,  Alexander Julian Eglit

发明人： Vald Bril ,  Rakesh Bindlish ,  Ken Fuiks ,  Robin Sungsoo Han ,  Sridhar Kotha ,  Alexander Julian Eglit

IPC分类号： G06F3/14 ,  G09G3/20 ,  G09G5/39 ,  G09G5/395 ,  G09G5/00

CPC分类号： G06F3/1431 ,  G09G2360/04 ,  G09G3/2051 ,  G09G5/39 ,  G09G5/395

摘要： A video controller for controlling at least two video displays having independent refresh rates and pixel resolutions. In a first embodiment, two separate data paths are provided within a video controller for each video display (e.g., CRT and LCD). Taking advantage of the increased bandwidth of 64 bit wide DRAMS, data for each data path may be retrieved in separate read cycles. Each datapath may operate at its own clock frequency characteristic of refresh rate and pixel resolution. The dual data path embodiment also reduces the complexity of the software model needed to drive such dual displays. IN an alternative embodiment, a single data path may be provided within a video controller to drive data for two video displays having independent refresh rates and pixel resolutions. A data "tag" (extra bit) is attached to each word or dword passing through the data path indicating the destination (e.g., CRT or LCD) of the video data. At the output of the data path, separate FIFOs (e.g., LCD and CRT) are provided to temporarily store video data. FIFO pointers are fed back to a sequence controller to drive data read cycles from display memory. The use of tags and FIFO pointer feedback allows two video displays to be driven at different data rates, allowing for independent resolution and refresh rates in each display.