-
公开(公告)号：US20060176033A1
公开(公告)日：2006-08-10
申请号：US11349418
申请日：2006-02-07
CPC分类号： G06K19/07363 , G06K19/073 , G09C1/00 , H04K3/41 , H04K3/45 , H04K3/60 , H04K3/825 , H04L9/003 , H04L2209/12
摘要： A method and a circuit for scrambling the current signature of a load including at least one integrated circuit executing digital processings, including the step of, at least on the load ground side, combining a current absorbed by a first linear regulator with a current absorbed by at least one capacitive switched-mode circuit with one or several switched capacitances.
摘要翻译： 一种用于加扰包括执行数字处理的至少一个集成电路的负载的当前签名的方法和电路，包括以下步骤：至少在负载地侧，将由第一线性调节器吸收的电流与由 至少一个具有一个或几个开关电容的电容式开关模式电路。
-
公开(公告)号：US07365523B2
公开(公告)日：2008-04-29
申请号：US11349418
申请日：2006-02-07
IPC分类号： G05F1/00
CPC分类号： G06K19/07363 , G06K19/073 , G09C1/00 , H04K3/41 , H04K3/45 , H04K3/60 , H04K3/825 , H04L9/003 , H04L2209/12
摘要： A method and a circuit for scrambling the current signature of a load including at least one integrated circuit executing digital processings, including the step of, at least on the load ground side, combining a current absorbed by a first linear regulator with a current absorbed by at least one capacitive switched-mode circuit with one or several switched capacitances.
摘要翻译： 一种用于加扰包括执行数字处理的至少一个集成电路的负载的当前签名的方法和电路，包括以下步骤：至少在负载地侧，将由第一线性调节器吸收的电流与由 至少一个具有一个或多个开关电容的电容式开关模式电路。
-
公开(公告)号：US20060279366A1
公开(公告)日：2006-12-14
申请号：US11441923
申请日：2006-05-25
IPC分类号： H03B29/00
CPC分类号： H03B29/00
摘要： A method and a circuit for generating a pseudo-random digital flow comprising an oscillator, the biasing of which is controllable by an analog bias source controlled by a signal with continuous amplitude and time variatons.
摘要翻译： 一种用于产生伪随机数字流的方法和电路，其包括振荡器，其振荡由具有连续幅度和时间变量的信号控制的模拟偏置源控制。
-
公开(公告)号：US07375502B2
公开(公告)日：2008-05-20
申请号：US11348792
申请日：2006-02-07
IPC分类号： G05F1/59
CPC分类号： H04K3/825 , G06K19/073 , G06K19/07363 , G09C1/00 , H04K3/41 , H04K3/45 , H04K3/60 , H04L9/003 , H04L2209/12
摘要： A method and a circuit for scrambling the current signature of a load comprising at least one integrated circuit executing digital processings, including supplying at least the integrated circuit from a supply voltage external to the circuit by combining a current provided by a first linear regulator with a current provided by at least one capacitive switched-mode power supply circuit with one or several switched capacitances.
摘要翻译： 一种用于加扰包括执行数字处理的至少一个集成电路的负载的当前签名的方法和电路，包括至少由所述电路外部的电源电压提供所述集成电路，将由第一线性调节器提供的电流与 由具有一个或几个开关电容的至少一个电容开关模式电源电路提供的电流。
-
公开(公告)号：US20060176032A1
公开(公告)日：2006-08-10
申请号：US11348792
申请日：2006-02-07
CPC分类号： H04K3/825 , G06K19/073 , G06K19/07363 , G09C1/00 , H04K3/41 , H04K3/45 , H04K3/60 , H04L9/003 , H04L2209/12
摘要： A method and a circuit for scrambling the current signature of a load comprising at least one integrated circuit executing digital processings, including supplying at least the integrated circuit from a supply voltage external to the circuit by combining a current provided by a first linear regulator with a current provided by at least one capacitive switched-mode power supply circuit with one or several switched capacitances.
摘要翻译： 一种用于加扰包括执行数字处理的至少一个集成电路的负载的当前签名的方法和电路，包括至少由所述电路外部的电源电压提供所述集成电路，将由第一线性调节器提供的电流与 由具有一个或几个开关电容的至少一个电容开关模式电源电路提供的电流。
-
-
-
-
搜索结果
5 条记录 (耗时 0.01 秒)