-
公开(公告)号:US20150378919A1
公开(公告)日:2015-12-31
申请号:US14319533
申请日:2014-06-30
IPC分类号: G06F12/08
CPC分类号: G06F12/0862 , G06F12/0897 , G06F2212/1021 , G06F2212/152 , G06F2212/602 , G06F2212/6028 , G06F2212/604
摘要: A memory subsystem includes memory hierarchy that performs selective prefetching based on prefetch hints. A lower level memory detects a cache miss for a requested cache line that is part of a superline. The lower level memory generates a request vector for the cache line that triggered the cache miss, including a field for each cache line of the superline. The request vector includes a demand request for the cache line that caused the cache miss, and the lower level memory modifies the request vector with prefetch hint information. The prefetch hint information can indicate a prefetch request for one or more other cache lines in the superline. The lower level memory sends the request vector to the higher level memory with the prefetch hint information, and the higher level memory services the demand request and selectively either services a prefetch hint or drops the prefetch hint.
摘要翻译: 存储器子系统包括基于预取提示来执行选择性预取的存储器层次。 较低级别的内存检测作为超级线路一部分的请求高速缓存行的高速缓存未命中。 较低级别的内存会为触发高速缓存未命中的高速缓存行生成一个请求向量,包括超级行的每个高速缓存行的一个字段。 请求向量包括引起高速缓存未命中的高速缓存行的请求请求,而下级存储器使用预取提示信息来修改请求向量。 预取提示信息可以指示超线中的一个或多个其它高速缓存行的预取请求。 较低级别的存储器使用预取提示信息将请求向量发送到较高级别的存储器,并且较高级别的存储器对请求请求进行服务,并且有选择地服务预取提示或丢弃预取提示。