中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

21 records (took 0.018 seconds)

    Managing interaction constraints
    2.
    发明授权
    Managing interaction constraints 有权

    公开(公告)号：US11218855B2

    公开(公告)日：2022-01-04

    申请号：US15214035

    申请日：2016-07-19

    Applicant: ARM IP Limited

    Inventor： Geraint David Luff ,  Andrew John Pritchard ,  James Crosby

    IPC: H04W4/70 ,  G06Q20/00 ,  H04W4/50 ,  H04W4/80

    Abstract: A method for operating an electronic device to configure a subject device, the method comprising steps of: receiving an intent from a subject device, wherein the received intent comprises an action identifier identifying an action the subject device wishes to perform; receiving action data about the received intent from an intent store, wherein the action data comprises an action associated with each action identifier, and at least one constraint associated with the action; and generating invocation data to perform the action, wherein the invocation data comprises the action identifier, and zero or more parameters.

    MANAGING INTERACTION CONSTRAINTS
    5.
    发明申请
    MANAGING INTERACTION CONSTRAINTS 审中-公开
    管理交互约束

    公开(公告)号：US20170031333A1

    公开(公告)日：2017-02-02

    申请号：US15214035

    申请日：2016-07-19

    Applicant: ARM IP Limited

    Inventor： Geraint David Luff ,  Andrew John Pritchard ,  James Crosby

    IPC: G05B15/02 ,  G06F3/0484

    CPC classification number: H04W4/70 ,  G06Q20/00 ,  H04W4/50 ,  H04W4/80

    Abstract: A method for operating an electronic device to configure a subject device, the method comprising steps of: receiving an intent from a subject device, wherein the received intent comprises an action identifier identifying an action the subject device wishes to perform; receiving action data about the received intent from an intent store, wherein the action data comprises an action associated with each action identifier, and at least one constraint associated with the action; and generating invocation data to perform the action, wherein the invocation data comprises the action identifier, and zero or more parameters.

    Abstract translation: 一种用于操作电子设备以配置主题设备的方法，所述方法包括以下步骤：从主题设备接收意图，其中所接收的意图包括标识主体设备希望执行的动作的动作标识符; 从意图存储接收关于所接收到的意图的动作数据，其中所述动作数据包括与每个动作标识符相关联的动作以及与所述动作相关联的至少一个约束; 以及生成调用数据以执行动作，其中调用数据包括动作标识符和零个或多个参数。

    Method and device for updating software executed from non-volatile memory
    6.
    发明授权
    Method and device for updating software executed from non-volatile memory 有权

    公开(公告)号：US11150891B2

    公开(公告)日：2021-10-19

    申请号：US16704048

    申请日：2019-12-05

    Applicant: ARM IP LIMITED

    Inventor： James Crosby ,  Hugo John Martin Vincent ,  Milosch Meriac ,  Marcus Chang

    IPC: G06F8/658 ,  G06F8/654 ,  G06F8/656 ,  G06F3/06 ,  G06F8/65

    Abstract: A data processing device has a processor which executes software directly from non-volatile memory. The processor has a runtime component which dynamically maps software element identifiers specified by the software to corresponding software elements in memory. Mapping information is used to determine which software elements identifiers correspond to which software elements. This provides a level of indirection which can be used to make software updates more efficient, by updating only parts of the software while leaving old parts of the software as they are. Updated software elements can be stored to memory and the mapping information updated to point to the new elements, while existing mappings may be retained.

    Access control and code scheduling
    7.
    发明授权
    Access control and code scheduling 有权

    公开(公告)号：US10891146B2

    公开(公告)日：2021-01-12

    申请号：US15304302

    申请日：2015-04-20

    Applicant: ARM IP LIMITED

    Inventor： Milosch Meriac ,  Hugo John Martin Vincent ,  James Crosby

    IPC: G06F9/455 ,  G06F21/74 ,  G06F12/14 ,  G06F9/46 ,  G06F9/54 ,  G06F21/60

    Abstract: A data processing system operates in a plurality of modes including a first privilege mode and a second privilege mode with the first privilege mode giving rights of access that are not available in the second privilege mode. Application code executes in the second privilege mode and generates function calls to hypervisor code which executes in the first privilege mode. These function calls are to perform a secure function requiring the rights of access which are only available in the first privilege mode. Scheduling code which executes in the second privilege mode controls scheduling of both the application code and the hypervisor code. Memory protection circuitry operating with physical addresses serves to control access permissions required to access different regions within the memory address space using configuration data which is written by the hypervisor code. The hypervisor code temporarily grants access to different regions within the physical memory address space to the system in the second privilege mode as needed to support the execution of code scheduled by the scheduling code.

    Method for allocating memory
    8.
    发明授权
    Method for allocating memory 有权

    公开(公告)号：US10606498B2

    公开(公告)日：2020-03-31

    申请号：US16070688

    申请日：2016-12-23

    Applicant: Arm IP Limited

    Inventor： James Crosby ,  Brendan James Moran

    IPC: G06F3/06 ,  G06F12/02 ,  G06F13/24

    Abstract: A method for managing a discontinuous call stack is disclosed to more efficiently use the memory of devices without a memory management unit. The method comprising: storing a stack location indicator indicating a top of said discontinuous call stack in a data store; using said stack location indicator to identify a current memory block of said discontinuous call stack from said plurality of memory blocks, said current memory block storing said top of said discontinuous call stack and a previous location indicator indicating a location of a previous memory block of said discontinuous call stack; determining an amount of memory available in said current memory block; determining an amount of memory required for a stack frame; determining an amount of memory required for an interrupt allowance; allocating said stack frame and said interrupt allowance at least one memory block from said plurality of memory blocks in response to said determinations; storing said stack frame in said allocated memory block; and updating said stack location indicator in said data store.

Patent Agency Ranking