公开(公告)号：US20190278736A1

公开(公告)日：2019-09-12

申请号：US16298373

申请日：2019-03-11

Applicant: Analog Devices Global Unlimited Company

Inventor： David AHERNE ,  Jofrey SANTILLAN ,  Wes Vernon LOFAMIA ,  Paul O'SULLIVAN ,  Padraig McDAID

IPC: G06F13/42

Abstract: SPI Round Robin Mode for Single-Cycle MUX Channel Sequencing. SPI round robin mode is an SPI mode applicable for MUX devices control. It allows the MUX output to connect to the next input channel sequentially in just one clock cycle. Configurations can be made such as: clock edge to use (rising/falling), ascending/descending channel sequence, and enabling/disabling the channels to go through. The device supersedes an ADC with built in sequencing and is applicable to multiplexing, switching, instrumentation, process control and isolation application—while retaining SPI device control and operation.

公开(公告)号：US20180276157A1

公开(公告)日：2018-09-27

申请号：US15468781

申请日：2017-03-24

Applicant: Analog Devices Global

Inventor： Wes Vernon LOFAMIA ,  Jofrey Santillan ,  David Aherne

IPC: G06F13/364 ,  G06F1/08 ,  G06F13/42 ,  G06F13/40

CPC classification number: G06F13/364 ,  G06F13/404 ,  G06F13/4282

Abstract: SPI frame for simultaneously entering 8 bit daisy-chain mode from 16 bit register addressable mode. Some products that implement SPI may be connected in a daisy chain configuration, the first slave output being connected to the second slave input, etc. The SPI port of each slave is designed to send out during the second group of clock pulses an exact copy of the data it received during the first group of clock pulses. The whole chain acts as a communication shift register; daisy chaining is often done with shift registers to provide a bank of inputs or outputs through SPI. Large latency occurs during the entry into daisy-chain mode which increases as a function of the number of linked SPI devices. A means for simultaneously instructing all connected devices to enter/enable daisy-chain mode is disclosed.