-
公开(公告)号：US12184186B2
公开(公告)日：2024-12-31
申请号：US17663141
申请日：2022-05-12
Applicant: Apple Inc.
Inventor： Yantao Song , Chanwit Prasantanakorn , Bharat K Patel , Abby Cherian
Abstract: A power converter can include a DC-DC converter having an output with an active power buffer coupled thereto. The active power buffer can include an energy storage capacitor and one or more switching devices selectively coupling the capacitor to the output to alternately store energy in and discharge energy from the capacitor. Control circuitry can include a DC-DC converter control loop that operates the DC-DC converter to regulate an average voltage across the capacitor and an active power buffer control loop that operates the one or more switching devices of the active power buffer to regulate an output voltage of the power converter. The DC-DC converter control loop can include a relatively slower control loop that controls the DC-DC converter during steady state load conditions and at least one relatively faster control loop that controls the DC-DC converter during transient load conditions.
-
公开(公告)号：US20250038650A1
公开(公告)日：2025-01-30
申请号：US18360347
申请日：2023-07-27
Applicant: Apple Inc.
Inventor： Yantao Song , Abby Cherian , Qianlai Zhu , Joselito D. Parayno , Bharat K. Patel
Abstract: A power supply can include a bulk capacitor that receives a DC bus voltage; one or more DC-DC converters that convert the DC bus voltage to a DC output voltage; an inrush current limiting circuit that includes a resistor coupled in series with the bulk capacitor so as to limit an inrush current to the bulk capacitor; and a solid-state switching device that selectively bypasses the resistor once the bulk capacitor is charged; and control circuitry that operates the solid-state switching device to selectively bypass the resistor once the bulk capacitor is charged. The inrush current limiting circuit can further include a relay responsive to the control circuitry that selectively bypasses the resistor under high load conditions once the bulk capacitor is charged; and the control circuitry can further operate the solid-state switching device to selectively bypass the resistor once the bulk capacitor is charged under low load conditions.
-
公开(公告)号：US20230275521A1
公开(公告)日：2023-08-31
申请号：US17663143
申请日：2022-05-12
Applicant: Apple Inc.
Inventor： Yantao Song , Chanwit Prasantanakorn , Bharat K. Patel , Abby Cherian
CPC classification number: H02M3/33592 , H02M1/4208
Abstract: A power converter can include a rectifier that receives an AC input voltage and produces a rectified output voltage, a power factor correction (PFC) converter having an input coupled that receives the rectified output voltage of the rectifier and an output that provides an intermediate DC bus voltage, a DC-DC converter having an input that receives the intermediate DC bus voltage and produces a regulated DC output voltage, and control circuitry for the PFC converter stage that includes a relatively slower control loop that controls the PFC converter during steady state load conditions and at least one relatively faster control loop that controls the PFC converter during transient load conditions.
-
公开(公告)号：US20230275520A1
公开(公告)日：2023-08-31
申请号：US17663141
申请日：2022-05-12
Applicant: Apple Inc.
Inventor： Yantao Song , Chanwit Prasantanakorn , Bharat K Patel , Abby Cherian
IPC: H02M3/335
CPC classification number: H02M3/33592 , H02M1/4225
Abstract: A power converter can include a DC-DC converter having an output with an active power buffer coupled thereto. The active power buffer can include an energy storage capacitor and one or more switching devices selectively coupling the capacitor to the output to alternately store energy in and discharge energy from the capacitor. Control circuitry can include a DC-DC converter control loop that operates the DC-DC converter to regulate an average voltage across the capacitor and an active power buffer control loop that operates the one or more switching devices of the active power buffer to regulate an output voltage of the power converter. The DC-DC converter control loop can include a relatively slower control loop that controls the DC-DC converter during steady state load conditions and at least one relatively faster control loop that controls the DC-DC converter during transient load conditions.
-
-
-
Search Results
4
records
(took 0.012 seconds)
