Preserving hierarchical structure information within a design file

    公开(公告)号:US11906905B2

    公开(公告)日:2024-02-20

    申请号:US17767020

    申请日:2019-11-15

    CPC classification number: G03F7/70433 G03F7/70508

    Abstract: A verification device for verifying a design file for digital lithography comprises a memory and a controller. The memory comprises the design file. The controller is configured to access the design file and apply one or more compliance rules to the design file to determine compliance of the design file. The compliance rules comprises at least one of detecting non-orthogonal edges within the design file, detecting non-compliant overlapping structures within the design file, and detecting a non-compliant interaction between a reference layer of the design file and a target layer of the design file. The controller is further configured to verify the design file in response to a comparison of a number of non-orthogonal edges, non-compliant overlapping structures and non-compliant interactions to a threshold.

Patent Agency Ranking