COUNTER TREE
    1.
    发明公开
    COUNTER TREE 审中-公开

    公开(公告)号:US20240078323A1

    公开(公告)日:2024-03-07

    申请号:US18446528

    申请日:2023-08-09

    Applicant: Arm Limited

    CPC classification number: G06F21/602 G06F21/74

    Abstract: An apparatus comprises counter tree circuitry configured to store, in a first node of a counter tree, a representation of a parent counter value and in a second node of the counter tree, wherein the second node is a child node of the first node, an encrypted representation of two or more counter values. The encryption operation for forming the encrypted representation of the two or more counter values takes as an input the parent counter value. The apparatus also comprises integrity checking circuitry to check the integrity of an item of data retrieved from memory based on a comparison between a stored authentication code and a generated authentication code generated based on the item of data and a decrypted counter value determined from an encrypted representation of a counter value retrieved from the second node, decrypted using a parent counter value retrieved from the first node.

    Counter integrity tree for memory security

    公开(公告)号:US10733313B2

    公开(公告)日:2020-08-04

    申请号:US15892770

    申请日:2018-02-09

    Applicant: Arm Limited

    Abstract: A counter integrity tree for memory security includes at least one split-counter node specifying at least two counters each defined as a combination of a major count value shared between the at least two counters and a respective minor count value specified separately for each of the at least two counters. This increases the number of child nodes which can be provided per parent node of the tree, and hence reduces the number of tree levels that have to be traversed in a tree covering a given size of memory region. The minor counter size can be varied dynamically by allocating nodes in a mirror counter integrity tree for accommodating larger minor counters which do not fit in the corresponding node of the main counter integrity tree.

    COUNTER INTEGRITY TREE FOR MEMORY SECURITY
    5.
    发明申请

    公开(公告)号:US20190251275A1

    公开(公告)日:2019-08-15

    申请号:US15892770

    申请日:2018-02-09

    Applicant: Arm Limited

    Abstract: A counter integrity tree for memory security includes at least one split-counter node specifying at least two counters each defined as a combination of a major count value shared between the at least two counters and a respective minor count value specified separately for each of the at least two counters. This increases the number of child nodes which can be provided per parent node of the tree, and hence reduces the number of tree levels that have to be traversed in a tree covering a given size of memory region. The minor counter size can be varied dynamically by allocating nodes in a mirror counter integrity tree for accommodating larger minor counters which do not fit in the corresponding node of the main counter integrity tree.

    Protection of memory using multiple address translation functions

    公开(公告)号:US12124711B2

    公开(公告)日:2024-10-22

    申请号:US17944553

    申请日:2022-09-14

    Applicant: Arm Limited

    Inventor: Roberto Avanzi

    CPC classification number: G06F3/0623 G06F3/0659 G06F3/0673

    Abstract: Apparatus, methods, and software for protecting a plurality of memory locations are disclosed. Logical addresses are translated into physical addresses in dependence on one of a first translation function and a second translation function. A transitional logical address and an associated transitional value are locally held in circuitry which applies the translation functions. A remapping of first to second translation function usage is performed by determining a new transitional physical address by applying the second translation function to the transitional logical address; determining a new transitional logical address by applying an inverse of the first translation function to the new transitional physical address; retrieving a new transitional value using the new transitional physical address; storing the old transitional value to the memory location indicated by the new transitional physical address; and locally storing the new transitional value. This remapping can be interleaved with normal memory accesses.

    Dynamic adjustment of memory for storing protection metadata

    公开(公告)号:US12073104B1

    公开(公告)日:2024-08-27

    申请号:US18299763

    申请日:2023-04-13

    Applicant: Arm Limited

    CPC classification number: G06F3/0644 G06F3/0623 G06F3/0673

    Abstract: There is provided a memory protection unit configured to maintain region metadata associated with storage regions of off-chip storage and protection metadata associated with each of the storage regions. The protection metadata is stored in the off-chip storage, and the region metadata encodes whether each of the storage regions belongs to a set of protected storage regions or to a set of unprotected storage regions and encodes information indicating corresponding protection metadata associated with each storage region. The memory protection unit is configured to update the region metadata in response to a region update request identifying a given storage region for which the region metadata is to be modified and to dynamically adjust an amount of memory required to store protection metadata associated with the set of protected storage regions in response to the update to the region metadata.

    COUNTER INTEGRITY TREE
    8.
    发明公开

    公开(公告)号:US20240080193A1

    公开(公告)日:2024-03-07

    申请号:US18446530

    申请日:2023-08-09

    Applicant: Arm Limited

    CPC classification number: H04L9/32

    Abstract: An apparatus comprises counter integrity tree circuitry to maintain a counter integrity tree having a plurality of nodes. The counter integrity tree circuitry is configured to store, in a first node of the counter integrity tree, an encrypted representation of two or more non-repeating counters and in a second, parent, node, an indication of a function value equal to a non-repeating function of the two or more non-repeating counters of the first node. The apparatus comprises integrity checking circuitry configured to check the integrity of the first node using the function value retrieved from the second node.

Patent Agency Ranking