SHIFT REGISTER UNIT AND DRIVING METHOD THEREFOR, GATE DRIVE CIRCUIT, AND DISPLAY DEVICE

    公开(公告)号:US20240203316A1

    公开(公告)日:2024-06-20

    申请号:US17910539

    申请日:2021-10-25

    IPC分类号: G09G3/20 G11C19/28

    摘要: The present disclosure provides a shift register unit and a driving method therefor, a gate drive circuit, and a display device, belonging to the field of display technologies. In the shift register unit, a first input circuit can control a potential of a first node under control of a first clock signal provided by a first clock terminal and control a potential of a third node under control of a potential of a second node. A second input circuit can control the potential of the second node under control of the first clock signal, an input control signal provided by an input control terminal, the potential of the third node, and the potential of the first node. An output circuit can transmit a pull-up power signal at a high potential or a pull-down power signal at a low potential to an output terminal under control of the third node. In this way, the potential of the output terminal can be reliably controlled only by flexibly setting clock signals provided by two clock terminals and the input control signal provided by the input control terminal. The control process is simple, and the control flexibility is high.

    DISPLAY SUBSTRATE AND MANUFACTURE METHOD THEREOF, AND DISPLAY DEVICE

    公开(公告)号:US20220343854A1

    公开(公告)日:2022-10-27

    申请号:US17433107

    申请日:2020-04-30

    IPC分类号: G09G3/3266 G11C19/28

    摘要: A display substrate and a manufacture method, and a display device are provided. The display substrate includes a shift register unit, a first clock signal line, and a second clock signal line. The shift register unit includes an input circuit, an output circuit, a first control circuit, a second control circuit, and a voltage stabilizing circuit. A first electrode of the first noise reduction transistor of the second control circuit and a first electrode of the voltage stabilizing transistor of the voltage stabilizing circuit are in a first source-drain electrode layer, which includes a first transfer electrode, which includes a first portion and a second portion, the first portion is connected to the first electrode of the first noise reduction transistor and the first electrode of the voltage stabilizing transistor, and the second portion is connected to the gate electrode of the first control transistor of the first control circuit.

    ARRAY SUBSTRATE AND DISPLAY DEVICE

    公开(公告)号:US20220328589A1

    公开(公告)日:2022-10-13

    申请号:US17437936

    申请日:2020-10-27

    IPC分类号: H01L27/32

    摘要: This disclosure provides an array substrate and a display device. In the array substrate, the pixel driving circuit includes a driving transistor, a first transistor and a second transistor. The driving transistor and the first transistor are P-type transistors, and the second transistor is N-type transistor. The array substrate also includes a base substrate, and a first conductive layer arranged at a side of the base substrate and including: a first conductive portion forming a gate electrode of the driving transistor; a first gate line at a side of the first conductive portion, a part of the first gate line being configured to form a gate electrode of the first transistor; and a second gate line at a side of the first gate line away from the first conductive portion, a part of the second gate line being configured to form a first gate electrode of the second transistor.

    DISPLAY SUBSTRATE AND DISPLAY DEVICE

    公开(公告)号:US20220293057A1

    公开(公告)日:2022-09-15

    申请号:US17828211

    申请日:2022-05-31

    摘要: A display substrate and a display device are provided. A sub-pixel in the display substrate includes a light emitting element and a pixel circuit; the light emitting element includes a first electrode, a light emitting layer and a second electrode; the pixel circuit includes a driving transistor and a storage capacitor. The sub-pixel includes a first color sub-pixel pair which includes a first pixel block and a second pixel block. In a same first color sub-pixel pair, an overlapping situation, of orthographic projections of the second electrode of one first pixel block and a gate electrode of the driving transistor of the one first pixel block on the base substrate, is the same as an overlapping situation, of orthographic projections of the second electrode of one second pixel block and a gate electrode of the driving transistor of the one second pixel block on the base substrate.

    DISPLAY MOTHERBOARD, FABRICATING METHOD AND ALIGNING METHOD OF DISPLAY MOTHERBOARD

    公开(公告)号:US20220093692A1

    公开(公告)日:2022-03-24

    申请号:US17228908

    申请日:2021-04-13

    发明人: Shuo LI Ling SHI Yuan HE

    摘要: The present disclosure provides a display motherboard, a method for fabricating the same, and a method for aligning the same. The display motherboard includes an array substrate on which an alignment mark and a color film layer are provided. A portion of a black matrix of the color film layer in an alignment mark area includes a first light-shielding portion and a second light-shielding portion. The first light-shielding portion covers the alignment mark, and the second light-shielding portion covers an area outside the alignment mark, where upper surfaces of the first light-shielding portion and the second light-shielding portion are not in the same plane. When the display motherboard is aligned in the subsequent processes, since the black matrix forms the same pattern as the alignment mark due to a height step, when the exposure machine exposures, the pattern can be directly captured for alignment.

    DISPLAY PANEL AND DISPLAY DEVICE
    9.
    发明公开

    公开(公告)号:US20240365612A1

    公开(公告)日:2024-10-31

    申请号:US18291983

    申请日:2022-06-29

    发明人: Shuo LI Ling SHI

    IPC分类号: H10K59/131 H10K59/35

    CPC分类号: H10K59/131 H10K59/353

    摘要: A display panel and a display device. The display panel comprises: a driving backplane, which comprises a substrate, and a circuit layer, a wiring layer and a first planarization layer, which are sequentially stacked away from the substrate, the circuit layer comprising a plurality of pixel circuits, the wiring layer comprising a data line and a power line distributed in a row direction, the width of the power line being greater than the width of the data line. the power line being provided with a plurality of through holes distributed in a column direction, each through hole being internally provided with an adapter portion, which is on the same layer as and spaced apart from the power line, and one adapter portion being connected to one pixel circuit; light-emitting devices, which are distributed on the side of the first planarization layer away from the substrate and are connected to the pixel circuits, each of which comprises a first electrode, a light-emitting layer and a second electrode, and at least some of the light-emitting devices overlapping with a region of the power line in which no through hole is provided; and an anti-reflection layer, which is arranged on the side of the light-emitting devices away from the substrate and comprises a plurality of light filter portions distributed in an array, one light filter portion overlapping with one light-emitting device, and the light filter portion having the same color as light emitted by the light-emitting device, which light overlaps with the light filter portion.