中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

5 records (took 0.011 seconds)

    Output Queue Latency Behavior For Input Queue Based Device
    2.
    发明申请
    Output Queue Latency Behavior For Input Queue Based Device 审中-公开
    基于输入队列的设备的输出队列延迟行为

    公开(公告)号：US20140161135A1

    公开(公告)日：2014-06-12

    申请号：US13708640

    申请日：2012-12-07

    Applicant: CISCO TECHNOLOGY, INC.

    Inventor： Dipankar Bhatt Acharya ,  Guglielmo Morandin ,  Rong Pan ,  Chiara Piglione ,  Hiroshi Suzuki

    IPC: H04L12/56

    CPC classification number: H04L47/6255 ,  H04L47/263 ,  H04L49/3018 ,  H04L49/3045

    Abstract: In one implementation, an input queue switch provides latency fairness across multiple input ports and multiple output ports. In one embodiment, each input port maintains a virtual output queue for each associate output port. The virtual output queues across multiple inputs are aggregated for each specific output port. The sum of the lengths of the virtual output queues is compared to a threshold, and based on the comparison, feedback may be generated to control the operation of the input port for subsequent packets. The feedback may instruct the input port to stop buffering or drop packets destined for the output port with the sum of the lengths of the virtual output queues associated to the specific output port that exceeds the threshold. In another embodiment, each packet has an arrival timestamp, and a virtual output queue having the oldest timestamp is selected first to dequeue.

    Abstract translation: 在一个实现中，输入队列交换机提供跨多个输入端口和多个输出端口的延迟公平性。 在一个实施例中，每个输入端口维护每个关联输出端口的虚拟输出队列。 跨多个输入的虚拟输出队列针对每个特定输出端口进行聚合。 将虚拟输出队列的长度的总和与阈值进行比较，并且基于比较，可以生成反馈以控制后续分组的输入端口的操作。 反馈可以指示输入端口以与超过阈值的特定输出端口相关联的虚拟输出队列的长度的总和来停止缓冲或丢弃目的地为输出端口的分组。 在另一个实施例中，每个分组具有到达时间戳，并且首先选择具有最早时间戳的虚拟输出队列以出队。

    Output queue latency behavior for input queue based device
    3.
    发明授权
    Output queue latency behavior for input queue based device 有权

    公开(公告)号：US10122645B2

    公开(公告)日：2018-11-06

    申请号：US13708640

    申请日：2012-12-07

    Applicant: Cisco Technology, Inc.

    Inventor： Dipankar Bhatt Acharya ,  Guglielmo Morandin ,  Rong Pan ,  Chiara Piglione ,  Hiroshi Suzuki

    IPC: H04L12/863 ,  H04L12/825 ,  H04L12/935

    Abstract: In one implementation, an input queue switch provides latency fairness across multiple input ports and multiple output ports. In one embodiment, each input port maintains a virtual output queue for each associate output port. The virtual output queues across multiple inputs are aggregated for each specific output port. The sum of the lengths of the virtual output queues is compared to a threshold, and based on the comparison, feedback may be generated to control the operation of the input port for subsequent packets. The feedback may instruct the input port to stop buffering or drop packets destined for the output port with the sum of the lengths of the virtual output queues associated to the specific output port that exceeds the threshold. In another embodiment, each packet has an arrival timestamp, and a virtual output queue having the oldest timestamp is selected first to dequeue.

    UTILIZING LATENCY CONTROL TO ALLEVIATE BUFFERBLOAT
    4.
    发明申请
    UTILIZING LATENCY CONTROL TO ALLEVIATE BUFFERBLOAT 有权
    使用对ALLEVIATE BUFFERBLOAT的延迟控制

    公开(公告)号：US20140328175A1

    公开(公告)日：2014-11-06

    申请号：US13874600

    申请日：2013-05-01

    Applicant: CISCO TECHNOLOGY, INC.

    Inventor： Rong Pan ,  Preethi Natarajan ,  Chiara Piglione ,  Mythili Suryanarayana Prabhu ,  Frederick Juergens Baker ,  Bill Carroll VerSteeg ,  Vijaynarayanan Subramanian

    IPC: H04L12/823 ,  H04L12/873

    CPC classification number: H04L47/32 ,  H04L47/127 ,  H04L47/283 ,  H04L47/30 ,  H04L47/6255

    Abstract: In one embodiment, a method includes estimating a current queuing latency, the estimated current queuing latency being associated with a queue of packets maintained in a buffer. The method also includes calculating a current drop or mark probability, the current drop or mark probability being associated with a probability that packets associated with the queue of packets will be dropped or marked. A rate at which the packets associated with the queue of packets are dequeued from the buffer is estimated in order to estimate the current queuing latency. The current drop or mark probability is calculated using the current estimated queuing latency.

    Abstract translation: 在一个实施例中，一种方法包括估计当前排队延迟，所估计的当前排队等待时间与保持在缓冲器中的分组队列相关联。 该方法还包括计算当前下降或标记概率，当前丢弃或标记概率与丢弃或标记与分组队列相关联的分组的概率相关联。 与缓冲区队列相关联的分组的速率被估计为估计当前排队等待时间。 使用当前估计的排队延迟来计算当前的下降或标记概率。

    Utilizing latency control to alleviate bufferbloat
    5.
    发明授权
    Utilizing latency control to alleviate bufferbloat 有权
    利用延迟控制来缓解缓冲区

    公开(公告)号：US09246829B2

    公开(公告)日：2016-01-26

    申请号：US13874600

    申请日：2013-05-01

    Applicant: Cisco Technology, Inc.

    Inventor： Rong Pan ,  Preethi Natarajan ,  Chiara Piglione ,  Mythili Suryanarayana Prabhu ,  Frederick Juergens Baker ,  Bill Carroll VerSteeg ,  Vijaynarayanan Subramanian

    IPC: H04L12/801 ,  H04L12/835 ,  H04L12/851 ,  H04L12/823 ,  H04L12/863 ,  H04L12/841

    CPC classification number: H04L47/32 ,  H04L47/127 ,  H04L47/283 ,  H04L47/30 ,  H04L47/6255

    Abstract: In one embodiment, a method includes estimating a current queuing latency, the estimated current queuing latency being associated with a queue of packets maintained in a buffer. The method also includes calculating a current drop or mark probability, the current drop or mark probability being associated with a probability that packets associated with the queue of packets will be dropped or marked. A rate at which the packets associated with the queue of packets are dequeued from the buffer is estimated in order to estimate the current queuing latency. The current drop or mark probability is calculated using the current estimated queuing latency.

    Abstract translation: 在一个实施例中，一种方法包括估计当前排队延迟，所估计的当前排队等待时间与保持在缓冲器中的分组队列相关联。 该方法还包括计算当前下降或标记概率，当前丢弃或标记概率与丢弃或标记与分组队列相关联的分组的概率相关联。 与缓冲区队列相关联的分组的速率被估计为估计当前排队等待时间。 使用当前估计的排队延迟来计算当前的下降或标记概率。

Patent Agency Ranking