公开(公告)号：US20190004564A1

公开(公告)日：2019-01-03

申请号：US15573917

申请日：2016-06-14

申请人： GYAN PRAKASH ,  NIDHIR KUMAR

发明人： GYAN PRAKASH ,  NIDHIR KUMAR

IPC分类号： G06F1/12

CPC分类号： G06F1/12 ,  G06F1/04 ,  G06F5/06 ,  G06F5/10 ,  G06F9/30141 ,  G06F9/3869 ,  G06F2205/123 ,  G11C7/10 ,  G11C7/1093 ,  G11C7/22 ,  H03K19/20

摘要： A method and system for cycle accurate data transfer between skewed source synchronous clocks is envisaged. The procedure starts through reset. On reset, both the write and read address registers are set to point to location 0. Source clock is stopped to disable active clock edges to both write and read address registers during the reset procedure. The source clock is subsequently started to deliver active edges w both write and read address registers. On every active source clock edge, data is pushed into the data register based on the location pointed by write address resister. On every skewed active clock edge, data is read from the data register based on the address pointed by read address register. Due to the delayed nature of clock reaching the read address register, write address register increments first and stores data into the data register.