Virtual to physical address translation
    2.
    发明申请
    Virtual to physical address translation 审中-公开
    虚拟到物理地址转换

    公开(公告)号:US20050144422A1

    公开(公告)日:2005-06-30

    申请号:US10750567

    申请日:2003-12-30

    摘要: A virtual to physical address translator in which a requesting process supplements a virtual memory address with a shortcut to a physical address associated with one level of a multi-level virtual address translation table. A second process, such as an I/O process, receives the shortcut and the virtual address and uses an address translator to determine the physical address. In some implementations, the shortcut may be made opaque to the requesting process such that the requesting process cannot determine the physical address represented in the shortcut.

    摘要翻译: 一种虚拟到物理地址转换器,其中请求过程利用与多级虚拟地址转换表的一个级别相关联的物理地址的快捷方式来补充虚拟存储器地址。 诸如I / O进程的第二进程接收快捷方式和虚拟地址,并使用地址转换器来确定物理地址。 在一些实施方案中,快捷方式可以对请求过程变得不透明,使得请求进程不能确定快捷方式中表示的物理地址。

    Method for providing prioritized data movement between endpoints connected by multiple logical channels
    4.
    发明申请
    Method for providing prioritized data movement between endpoints connected by multiple logical channels 有权
    用于在通过多个逻辑信道连接的端点之间提供优先数据移动的方法

    公开(公告)号:US20050058147A1

    公开(公告)日:2005-03-17

    申请号:US10973306

    申请日:2004-10-27

    IPC分类号: H04L12/56

    摘要: A data network and a method for providing prioritized data movement between endpoints connected by multiple logical channels. Such a data network may include a first node comprising a first plurality of first-in, first-out (FIFO) queues arranged for high priority to low priority data movement operations; and a second node operatively connected to the first node by multiple control and data channels, and comprising a second plurality of FIFO queues arranged in correspondence with the first plurality of FIFO queues for high priority to low priority data movement operations via the multiple control and data channels; wherein an I/O transaction is accomplished by one or more control channels and data channels created between the first node and the second node for moving commands and data for the I/O transaction during the data movement operations, in the order from high priority to low priority.

    摘要翻译: 数据网络和用于在由多个逻辑信道连接的端点之间提供优先数据移动的方法。 这样的数据网络可以包括第一节点,其包括被布置为高优先级到低优先级数据移动操作的第一多个先入先出(FIFO)队列; 以及第二节点,其通过多个控制和数据信道可操作地连接到所述第一节点,并且包括经由所述多个控制和数据的高优先级到低优先级数据移动操作而对应于所述第一多个FIFO队列排列的第二多个FIFO队列 渠道; 其中通过在第一节点和第二节点之间创建的一个或多个控制信道和数据信道来实现I / O事务,用于在数据移动操作期间以从高优先级到高级优先级到高级优先级的顺序移动用于I / O事务的命令和数据 低优先级。

    ETHERNET ENHANCEMENTS
    5.
    发明申请
    ETHERNET ENHANCEMENTS 审中-公开
    以太网增强

    公开(公告)号:US20150117177A1

    公开(公告)日:2015-04-30

    申请号:US14496667

    申请日:2014-09-25

    摘要: This disclosure describes enhancements to Ethernet for use in higher performance applications like Storage, HPC, and Ethernet based fabric interconnects. This disclosure provides various mechanisms for lossless fabric enhancements with error-detection and retransmissions to improve link reliability, frame pre-emption to allow higher priority traffic over lower priority traffic, virtual channel support for deadlock avoidance by enhancing Class of service functionality defined in IEEE 802.1Q, a new header format for efficient forwarding/routing in the fabric interconnect and header CRC for reliable cut-through forwarding in the fabric interconnect. The enhancements described herein, when added to standard and/or proprietary Ethernet protocols, broadens the applicability of Ethernet to newer usage models and fabric interconnects that are currently served by alternate fabric technologies like Infiniband, Fibre Channel and/or other proprietary technologies, etc.

    摘要翻译: 本公开描述了对以太网的增强功能,用于诸如Storage,HPC和以太网的架构互连之类的更高性能应用。 本公开提供了用于具有错误检测和重传的无损结构增强的各种机制,以改善链路可靠性,帧优先级以允许在较低优先级业务上的较高优先级业务,通过增强IEEE802.11定义的服务功能类别来提供对死锁避免的虚拟信道支持 Q,用于架构互连中的高效转发/路由的新标题格式,以及用于结构互连中可靠的直通转发的报头CRC。 此处描述的增强功能在添加到标准和/或专有以太网协议时,将以太网适用于当前由诸如Infiniband,光纤通道和/或其他专有技术之类的备用架构技术所服务的较新的使用模式和架构互连。

    CREDIT FLOW CONTROL FOR ETHERNET
    6.
    发明申请
    CREDIT FLOW CONTROL FOR ETHERNET 有权
    以太网信用流量控制

    公开(公告)号:US20150009823A1

    公开(公告)日:2015-01-08

    申请号:US14313740

    申请日:2014-06-24

    IPC分类号: H04L12/801 H04L12/851

    摘要: One embodiment provides a method for enabling class-based credit flow control for a network node in communication with a link partner using an Ethernet communications protocol. The method includes receiving a control frame from the link partner. The control frame includes at least one field for specifying credit for at least one traffic class and the credit is based on available space in a receive buffer associated with the at least one traffic class. The method further includes sending data packets to the link partner based on the credit, the data packets associated with the at least one traffic class.

    摘要翻译: 一个实施例提供了一种用于对使用以太网通信协议与链路伙伴通信的网络节点启用基于类的信用流量控制的方法。 该方法包括从链路伙伴接收控制帧。 所述控制帧包括至少一个用于指定至少一个业务类别的信用的字段,并且所述信用是基于与所述至少一个业务类别相关联的接收缓冲器中的可用空间。 所述方法还包括基于所述信用向所述链路伙伴发送数据分组,所述数据分组与所述至少一个业务类别相关联的所述数据分组。

    Inter-domain data mover for a memory-to-memory copy engine
    7.
    发明申请
    Inter-domain data mover for a memory-to-memory copy engine 有权
    内存到内存复制引擎的域间数据移动器

    公开(公告)号:US20060277357A1

    公开(公告)日:2006-12-07

    申请号:US11110565

    申请日:2005-06-06

    申请人: Greg Regnier

    发明人: Greg Regnier

    IPC分类号: G06F12/00

    CPC分类号: G06F12/1081 G06F12/1009

    摘要: An discussion of an address translation for a source and a destination of the data that utilizes different page tables. For example, a direct memory access (DMA) engine is used as a memory-to-memory copy engine by utilizing a page-table walk and address translation for a source side of the copy, and an independent page-table walk and address translation for a destination side of the copy.

    摘要翻译: 对使用不同页表的数据的源和目的地的地址转换的讨论。 例如,直接存储器访问(DMA)引擎被用作存储器到存储器复制引擎,通过利用拷贝的源侧的页表步行和地址转换,以及独立的页表行走和地址转换 对于副本的目的地方。

    Inter-domain data mover for a memory-to-memory copy engine
    8.
    发明授权
    Inter-domain data mover for a memory-to-memory copy engine 有权
    内存到内存复制引擎的域间数据移动器

    公开(公告)号:US07370137B2

    公开(公告)日:2008-05-06

    申请号:US11110565

    申请日:2005-06-06

    申请人: Greg Regnier

    发明人: Greg Regnier

    IPC分类号: G06F12/10

    CPC分类号: G06F12/1081 G06F12/1009

    摘要: Address translation for a source and destination of the data that utilizes different page tables. A direct memory access (DMA) engine is used as a memory-to-memory copy engine by utilizing a page-table walk and address translation for a source side of the copy, and an independent page-table walk and address translation for a destination side of the copy.

    摘要翻译: 使用不同页面表的数据的源和目标地址转换。 直接存储器访问(DMA)引擎被用作存储器到存储器复制引擎,通过利用拷贝的源侧的页表步行和地址转换,以及用于目的地的独立的页表步行和地址转换 副本。