-
公开(公告)号:US20240362178A1
公开(公告)日:2024-10-31
申请号:US18485706
申请日:2023-10-12
发明人: Yunseok YANG , Yunkyeong JEONG , Jaewoo SHIN , Minhwan AN , Jin Suk CHUNG
CPC分类号: G06F13/4068 , G06F13/1673 , G06F13/4022
摘要: A memory device includes a first physical interface, a second physical interface, a first memory core, a second memory core, and a setting circuit. The first memory core is assigned to the first physical interface and includes a plurality of first stacked memory dies and connected via a through electrode. The second memory core is assigned to the second physical interface and includes a plurality of second stacked memory dies connected via a through electrode. The setting circuit sets at least one physical interface to be used for connection with an external device of the memory device among the first physical interface and the second physical interface.
-
公开(公告)号:US20240354271A1
公开(公告)日:2024-10-24
申请号:US18682420
申请日:2022-08-04
发明人: Ahsan Javed AWAN , Fidan ALIYEVA
IPC分类号: G06F13/40
CPC分类号: G06F13/4022
摘要: The present disclosure provides a Field Programmable Gate Array (FPGA). The FPGA comprises a plurality of regions, each of the regions being reconfigurable independently of one another. The FPGA further comprises a crossbar switch connected to the plurality of regions, wherein the crossbar switch is configurable to connect at least one first region in the plurality of regions to at least one second region in the plurality of regions such that the at least one first region is operable to communicate with the at least one second region.
-
公开(公告)号:US20240353912A1
公开(公告)日:2024-10-24
申请号:US18657176
申请日:2024-05-07
申请人: Intel Corporation
发明人: Mohammed Tameem , Altug Koker , Kiran C. Veernapu , Abhishek R. Appu , Ankur N. Shah , Joydeep Ray , Travis T. Schluessler , Jonathan Kennedy
IPC分类号: G06F1/3234 , G06F1/3206 , G06F1/324 , G06F1/3287 , G06F1/3296 , G06F13/16 , G06F13/40
CPC分类号: G06F1/3253 , G06F1/3206 , G06F1/324 , G06F1/3287 , G06F1/3296 , G06F13/1678 , G06F13/4022
摘要: Described herein are various embodiments of reducing dynamic power consumption within a processor device. One embodiment provides a technique for dynamic link width adjustment based on throughput demand for client of an interconnect fabric. One embodiment provides for a parallel processor comprising an interconnect fabric including a dynamically configurable bus widths and frequencies.
-
公开(公告)号:US12126537B2
公开(公告)日:2024-10-22
申请号:US18648425
申请日:2024-04-28
IPC分类号: H04L47/24 , G06F13/40 , G06F13/42 , H04L45/74 , H04L47/125 , H04L49/25 , H04L69/32 , H04L69/324
CPC分类号: H04L47/24 , G06F13/4022 , G06F13/4282 , H04L45/74 , H04L47/125 , H04L49/25 , H04L69/32 , H04L69/324
摘要: Datalink frames or networking packets contain protocol information in the header and optionally in the trailer of a frame or a packet. We are proposing a method in which part of or all of the protocol information corresponding to a frame, or a packet is transmitted separately in another datalink frame. The “Separately Transmitted Protocol Information” is referred to as STPI. The STPI contains enough protocol information to identify the next hop node or port. STPI can be used avoid network congestion and improve link efficiency. Preferably, there will be one datalink frame or network packet corresponding to each STPI, containing the data and the rest of the protocol information and this frame/packet is referred to as DFoNP. The creation of STPI and DFoNP is done by the originator of the frame or packet such as an operating system.
-
公开(公告)号:US20240348538A1
公开(公告)日:2024-10-17
申请号:US18755926
申请日:2024-06-27
IPC分类号: H04L45/28 , G06F9/50 , G06F9/54 , G06F12/0862 , G06F12/1036 , G06F12/1045 , G06F13/14 , G06F13/16 , G06F13/28 , G06F13/38 , G06F13/40 , G06F13/42 , G06F15/173 , H04L1/00 , H04L43/0876 , H04L43/10 , H04L45/00 , H04L45/02 , H04L45/021 , H04L45/028 , H04L45/12 , H04L45/122 , H04L45/125 , H04L45/16 , H04L45/24 , H04L45/42 , H04L45/745 , H04L45/7453 , H04L47/10 , H04L47/11 , H04L47/12 , H04L47/122 , H04L47/20 , H04L47/22 , H04L47/24 , H04L47/2441 , H04L47/2466 , H04L47/2483 , H04L47/30 , H04L47/32 , H04L47/34 , H04L47/52 , H04L47/62 , H04L47/625 , H04L47/6275 , H04L47/629 , H04L47/76 , H04L47/762 , H04L47/78 , H04L47/80 , H04L49/00 , H04L49/101 , H04L49/15 , H04L49/90 , H04L49/9005 , H04L49/9047 , H04L67/1097 , H04L69/22 , H04L69/28 , H04L69/40
CPC分类号: H04L45/28 , G06F9/505 , G06F9/546 , G06F12/0862 , G06F12/1036 , G06F12/1063 , G06F13/14 , G06F13/16 , G06F13/1642 , G06F13/1673 , G06F13/1689 , G06F13/28 , G06F13/385 , G06F13/4022 , G06F13/4068 , G06F13/4221 , G06F15/17331 , H04L1/0083 , H04L43/0876 , H04L43/10 , H04L45/02 , H04L45/021 , H04L45/028 , H04L45/122 , H04L45/123 , H04L45/125 , H04L45/16 , H04L45/20 , H04L45/22 , H04L45/24 , H04L45/38 , H04L45/42 , H04L45/46 , H04L45/566 , H04L45/70 , H04L45/745 , H04L45/7453 , H04L47/11 , H04L47/12 , H04L47/122 , H04L47/18 , H04L47/20 , H04L47/22 , H04L47/24 , H04L47/2441 , H04L47/2466 , H04L47/2483 , H04L47/30 , H04L47/32 , H04L47/323 , H04L47/34 , H04L47/39 , H04L47/52 , H04L47/621 , H04L47/6235 , H04L47/626 , H04L47/6275 , H04L47/629 , H04L47/76 , H04L47/762 , H04L47/781 , H04L47/80 , H04L49/101 , H04L49/15 , H04L49/30 , H04L49/3009 , H04L49/3018 , H04L49/3027 , H04L49/90 , H04L49/9005 , H04L49/9021 , H04L49/9036 , H04L49/9047 , H04L67/1097 , H04L69/22 , H04L69/40 , G06F2212/50 , G06F2213/0026 , G06F2213/3808 , H04L69/28
摘要: Systems and methods of routing a data communication across a network having a plurality switches are provided by monitoring the operation of the plurality of global links to determine which of the plurality of global links provide working paths. A routing table indicative of a status for the plurality of links is maintained, where the routing table provides weighting for each of the working paths. When routing, a link using a weighted pseudo-random selection from the choices available in the routing table is selected. Routing along one of the working paths commensurate with the selected link is performed, and the weighting is updated based upon the operation of the plurality of links.
-
公开(公告)号:US12118878B2
公开(公告)日:2024-10-15
申请号:US18503924
申请日:2023-11-07
申请人: ITRON, INC.
CPC分类号: G08C17/02 , G06F13/385 , G06F13/4022 , G06F13/4059 , G08C2201/42
摘要: Techniques for transmitting data include one or more processors of a computing device included in a network device identifying data to be transmitted; and while a data session window is open: transmitting, using a transmitter of the network device, the data to a transceiver that is included in the network device and is separate from the one or more processors, wherein the transceiver is configured to transmit the data outside of the network device; and in response to determining that there is no additional data to be transmitted, (a) delaying for a period of time, and (b) after the period of time, instructing the transceiver to end the data session window early and transition to a lower power state.
-
公开(公告)号:US12117952B2
公开(公告)日:2024-10-15
申请号:US18276413
申请日:2021-09-28
发明人: Xiangtao Kong
IPC分类号: G06F13/40
CPC分类号: G06F13/4022
摘要: The multi-path server comprises four circuits. Each circuit comprises a PCH, an extended module, a switch module, and a CPU. An extended module in the first circuit is connected to a switch module in the second circuit, a switch module in the third circuit, and a switch module in the fourth circuit. An extended module in the third circuit is connected to a switch module in the fourth circuit. A switch module performs switching action according to a target partition instruction, and a PCH performs in-place action according to the target partition instruction, such that each said circuit forms a target partition, and PMSYNC signals are interconnected in the target partition. A multi-path server signal interconnection system is also provided.
-
公开(公告)号:US20240338331A1
公开(公告)日:2024-10-10
申请号:US18295790
申请日:2023-04-04
申请人: GHOST AUTONOMY INC.
发明人: ARPITA GHOSH DASTIDAR , RIAZ ALI , PAR BOTES
CPC分类号: G06F13/4022 , G06F13/385 , G06F13/4282
摘要: A system includes a power supply and a plurality of buses coupled to the power supply. A bus selector is coupled to an output of each of the plurality of buses. A power storage unit that is separate from the power supply is coupled to an output of the power supply via the bus selector. A power controller is coupled to an output of the bus selector and to an output of the power storage unit. The power controller selects a power output as the output of the power supply or the output of the power storage unit.
-
公开(公告)号:US12112109B2
公开(公告)日:2024-10-08
申请号:US17101569
申请日:2020-11-23
发明人: David Lanes
IPC分类号: G06F30/367 , G06F13/40 , G06F30/373
CPC分类号: G06F30/367 , G06F13/4022 , G06F30/373
摘要: A safety control device intended to process a control signal and generate a safety control order. The device has:
a control input,
a protection circuit,
a coupler having an emitter circuit designed to emit a second signal and a receiver circuit for providing a third signal,
a switch,
a pulse generator designed to cyclically control opening and closure of the switch, and
a processing circuit designed to execute a method for safely processing the third signal.
Also disclosed are a contactor having such a control device and a method for safely processing a control signal.-
公开(公告)号:US12111784B2
公开(公告)日:2024-10-08
申请号:US17959903
申请日:2022-10-04
申请人: XILINX, INC.
IPC分类号: G06F13/40
CPC分类号: G06F13/4059 , G06F13/4022
摘要: Embodiments herein describe a NoC where its internal switches have buffers with pods that can be assigned to different virtual channels. A subset of the pods in a buffer can be grouped together to form a VC. In this manner, different pod groups in a buffer can be assigned to different VCs (or to different types of NoC data units), where VCs that transmit wider data units can be assigned more pods than VCs that transmit narrower data units.
-
-
-
-
-
-
-
-
-