公开(公告)号：US07962705B2

公开(公告)日：2011-06-14

申请号：US12729227

申请日：2010-03-22

申请人： Herman Schmit ,  Andrew Caldwell ,  Brad Hutchings ,  Jason Redgrave ,  Steven Teig

发明人： Herman Schmit ,  Andrew Caldwell ,  Brad Hutchings ,  Jason Redgrave ,  Steven Teig

IPC分类号： G06F9/315

CPC分类号： H03K19/17736 ,  H03K19/1776

摘要： Some embodiments provide a method of presenting virtual memory as narrower and deeper than a physical memory. The method receives a memory address location including a set of real memory address bits and a set of virtual memory position bits. The method retrieves an original memory word from a physical memory using the real memory address bits. The method shifts the original memory word by an amount determined by the virtual memory position bits by using a barrel shifter, creating a shifted memory word. The method reads a part of the shifted memory word.

摘要翻译： 一些实施例提供了一种呈现比物理存储器更窄和更深的虚拟存储器的方法。 该方法接收包括一组实际存储器地址位和一组虚拟存储器位置位的存储器地址位置。 该方法使用实际存储器地址位从物理存储器中检索原始存储器字。 该方法通过使用桶形移位器将原始存储器字移动由虚拟存储器位置位确定的量，创建移位的存储器字。 该方法读取移位的存储器字的一部分。

公开(公告)号：US07587698B1

公开(公告)日：2009-09-08

申请号：US11751629

申请日：2007-05-21

申请人： Andre Rohe ,  Steven Teig ,  Herman Schmit ,  Jason Redgrave ,  Andrew Caldwell

发明人： Andre Rohe ,  Steven Teig ,  Herman Schmit ,  Jason Redgrave ,  Andrew Caldwell

IPC分类号： G06F17/50 ,  H03K19/00 ,  H03K19/177

CPC分类号： G06F17/5054 ,  G06F17/5077 ,  H03K19/173 ,  H03K19/17736 ,  H03K19/17752 ,  H03K19/17756 ,  H03K19/17776

摘要： Some embodiments provide a reconfigurable integrated circuit (“IC”). This IC has several reconfigurable circuits, each having several configurations for several configuration cycles. The reconfigurable circuits include several time-extending reconfigurable circuits. During the operation of the IC, each particular time-extending reconfigurable circuit maintains at least one of its configurations over at least two contiguous cycles, in order to allow a signal to propagate through a signal path, which contains the particular time-extending circuit, within a desired amount of time.

摘要翻译： 一些实施例提供可重构集成电路（“IC”）。 该IC具有几个可重新配置电路，每个具有几个配置周期的配置。 可重新配置的电路包括几个延时可重构电路。 在IC的操作期间，每个特定的时间延长的可重新配置电路在至少两个连续周期内保持其配置中的至少一个，以便允许信号传播通过包含特定延时电路的信号路径， 在期望的时间内。

公开(公告)号：US07236009B1

公开(公告)日：2007-06-26

申请号：US11082200

申请日：2005-03-15

申请人： Andre Rohe ,  Steven Teig ,  Herman Schmit ,  Jason Redgrave ,  Andrew Caldwell

发明人： Andre Rohe ,  Steven Teig ,  Herman Schmit ,  Jason Redgrave ,  Andrew Caldwell

IPC分类号： H03K19/173 ,  H03K19/177 ,  G06F7/38 ,  H01L25/00

CPC分类号： G06F17/5054 ,  G06F17/5077 ,  H03K19/173 ,  H03K19/17736 ,  H03K19/17752 ,  H03K19/17756 ,  H03K19/17776

摘要： Some embodiments provide a reconfigurable integrated circuit (“IC”). This IC has several reconfigurable circuits, each having several configurations for several configuration cycles. The reconfigurable circuits include several time-extending reconfigurable circuits. During the operation of the IC, each particular time-extending reconfigurable circuit maintains at least one of its configurations over at least two contiguous cycles, in order to allow a signal to propagate through a signal path, which contains the particular time-extending circuit, within a desired amount of time.

摘要翻译： 一些实施例提供可重构集成电路（“IC”）。 该IC具有几个可重新配置电路，每个具有几个配置周期的配置。 可重新配置的电路包括几个延时可重构电路。 在IC的操作期间，每个特定的时间延长的可重新配置电路在至少两个连续周期内保持其配置中的至少一个，以便允许信号传播通过包含特定延时电路的信号路径， 在期望的时间内。

公开(公告)号：US07898291B2

公开(公告)日：2011-03-01

申请号：US12534841

申请日：2009-08-03

申请人： Andre Rohe ,  Steven Teig ,  Herman Schmit ,  Jason Redgrave ,  Andrew Caldwell

发明人： Andre Rohe ,  Steven Teig ,  Herman Schmit ,  Jason Redgrave ,  Andrew Caldwell

IPC分类号： H03K19/173

CPC分类号： G06F17/5054 ,  G06F17/5077 ,  H03K19/173 ,  H03K19/17736 ,  H03K19/17752 ,  H03K19/17756 ,  H03K19/17776

摘要： Some embodiments provide a reconfigurable integrated circuit (“IC”). This IC has several reconfigurable circuits, each having several configurations for several configuration cycles. The reconfigurable circuits include several time-extending reconfigurable circuits. During the operation of the IC, each particular time-extending reconfigurable circuit maintains at least one of its configurations over at least two contiguous cycles, in order to allow a signal to propagate through a signal path, which contains the particular time-extending circuit, within a desired amount of time. Some embodiments provide a method of designing a reconfigurable IC that has several reconfigurable circuits, each having several configurations and operating in several reconfiguration cycles. The method identifies a signal path through the IC that does not meet a timing constraint. The signal path includes several circuits, one of which is a particular reconfigurable circuit. The method then maintains a configuration of the particular reconfigurable circuit constant over at least two contiguous reconfiguration cycles in order to reduce signal delay through the signal path and thereby satisfy the timing constraint.

摘要翻译： 一些实施例提供可重构集成电路（“IC”）。 该IC具有几个可重新配置电路，每个具有几个配置周期的配置。 可重新配置的电路包括几个延时可重构电路。 在IC的操作期间，每个特定的时间延长的可重新配置电路在至少两个连续周期内保持其配置中的至少一个，以便允许信号传播通过包含特定延时电路的信号路径， 在期望的时间内。 一些实施例提供了一种设计可重配置IC的方法，该可重配置IC具有若干可重构电路，每个可重新配置电路具有若干配置并在几个重新配置周期中操作。 该方法识别通过IC的不符合定时约束的信号路径。 信号路径包括几个电路，其中之一是特定的可重新配置电路。 该方法然后在至少两个连续的重新配置周期上保持特定可重新配置电路的配置不变，以减少通过信号路径的信号延迟，从而满足定时约束。

公开(公告)号：US20100241800A1

公开(公告)日：2010-09-23

申请号：US12729227

申请日：2010-03-22

申请人： Herman Schmit ,  Andrew Caldwell ,  Brad Hutchings ,  Jason Redgrave ,  Steven Teig

发明人： Herman Schmit ,  Andrew Caldwell ,  Brad Hutchings ,  Jason Redgrave ,  Steven Teig

IPC分类号： G06F12/00 ,  G06F9/315

CPC分类号： H03K19/17736 ,  H03K19/1776

摘要： Some embodiments provide a method of presenting virtual memory as narrower and deeper than a physical memory. The method receives a memory address location including a set of real memory address bits and a set of virtual memory position bits. The method retrieves an original memory word from a physical memory using the real memory address bits. The method shifts the original memory word by an amount determined by the virtual memory position bits by using a barrel shifter, creating a shifted memory word. The method reads a part of the shifted memory word.

摘要翻译： 一些实施例提供了一种呈现比物理存储器更窄和更深的虚拟存储器的方法。 该方法接收包括一组实际存储器地址位和一组虚拟存储器位置位的存储器地址位置。 该方法使用实际存储器地址位从物理存储器中检索原始存储器字。 该方法通过使用桶形移位器将原始存储器字移动由虚拟存储器位置位确定的量，创建移位的存储器字。 该方法读取移位的存储器字的一部分。

公开(公告)号：US07694083B1

公开(公告)日：2010-04-06

申请号：US11371352

申请日：2006-03-08

申请人： Herman Schmit ,  Andrew Caldwell ,  Brad Hutchings ,  Jason Redgrave ,  Steven Teig

发明人： Herman Schmit ,  Andrew Caldwell ,  Brad Hutchings ,  Jason Redgrave ,  Steven Teig

IPC分类号： G06F9/315

CPC分类号： H03K19/17736 ,  H03K19/1776

摘要： Some embodiments provide a method of presenting virtual memory as narrower and deeper than a physical memory. The method receives a memory address location including a set of real memory address bits and a set of virtual memory position bits. The method retrieves an original memory word from a physical memory using the real memory address bits. The method shifts the original memory word by an amount determined by the virtual memory position bits by using a barrel shifter, creating a shifted memory word. The method reads a part of the shifted memory word.

摘要翻译： 一些实施例提供了一种呈现比物理存储器更窄和更深的虚拟存储器的方法。 该方法接收包括一组实际存储器地址位和一组虚拟存储器位置位的存储器地址位置。 该方法使用实际存储器地址位从物理存储器中检索原始存储器字。 该方法通过使用桶形移位器将原始存储器字移动由虚拟存储器位置位确定的量，创建移位的存储器字。 该方法读取移位的存储器字的一部分。

公开(公告)号：US20100066407A1

公开(公告)日：2010-03-18

申请号：US12534841

申请日：2009-08-03

申请人： Andre Rohe ,  Steven Teig ,  Herman Schmit ,  Jason Redgrave ,  Andrew Caldwell

发明人： Andre Rohe ,  Steven Teig ,  Herman Schmit ,  Jason Redgrave ,  Andrew Caldwell

IPC分类号： H03K19/173 ,  G06F17/50

CPC分类号： G06F17/5054 ,  G06F17/5077 ,  H03K19/173 ,  H03K19/17736 ,  H03K19/17752 ,  H03K19/17756 ,  H03K19/17776

摘要： Some embodiments provide a reconfigurable integrated circuit (“IC”). This IC has several reconfigurable circuits, each having several configurations for several configuration cycles. The reconfigurable circuits include several time-extending reconfigurable circuits. During the operation of the IC, each particular time-extending reconfigurable circuit maintains at least one of its configurations over at least two contiguous cycles, in order to allow a signal to propagate through a signal path, which contains the particular time-extending circuit, within a desired amount of time. Some embodiments provide a method of designing a reconfigurable IC that has several reconfigurable circuits, each having several configurations and operating in several reconfiguration cycles. The method identifies a signal path through the IC that does not meet a timing constraint. The signal path includes several circuits, one of which is a particular reconfigurable circuit. The method then maintains a configuration of the particular reconfigurable circuit constant over at least two contiguous reconfiguration cycles in order to reduce signal delay through the signal path and thereby satisfy the timing constraint.

摘要翻译： 一些实施例提供可重构集成电路（“IC”）。 该IC具有几个可重新配置电路，每个具有几个配置周期的配置。 可重新配置的电路包括几个延时可重构电路。 在IC的操作期间，每个特定的时间延长的可重新配置电路在至少两个连续周期内保持其配置中的至少一个，以便允许信号传播通过包含特定延时电路的信号路径， 在期望的时间内。 一些实施例提供了一种设计可重配置IC的方法，该可重配置IC具有若干可重构电路，每个可重新配置电路具有若干配置并在几个重新配置周期中操作。 该方法识别通过IC的不符合定时约束的信号路径。 信号路径包括几个电路，其中之一是特定的可重新配置电路。 该方法然后在至少两个连续的重新配置周期上保持特定可重新配置电路的配置不变，以减少通过信号路径的信号延迟，从而满足定时约束。

公开(公告)号：US07609085B1

公开(公告)日：2009-10-27

申请号：US11371198

申请日：2006-03-08

申请人： Herman Schmit ,  Andrew Caldwell ,  Steven Teig

发明人： Herman Schmit ,  Andrew Caldwell ,  Steven Teig

IPC分类号： G03F7/38 ,  H03K19/173 ,  H01L25/00 ,  H03K19/20 ,  H03K19/094

CPC分类号： H03K19/17728 ,  H03K19/17748

摘要： Some embodiments provide a configurable integrated circuit with a tile. The tile has a first input multiplexer (IMUX), a second IMUX, and a look up table (LUT). The first IMUX is configured as a two-input multiplexer. The second IMUX is also configured as a two-input multiplexer. The LUT is also configured as a third two-input multiplexer. An output of the first IMUX is connected to the first input of the LUT, an output of the second IMUX is connected to the second input of the LUT. A third input of the LUT accepts a selection bit.

摘要翻译： 一些实施例提供具有瓦片的可配置集成电路。 瓦片具有第一输入多路复用器（IMUX），第二IMUX和查找表（LUT）。 第一个IMUX配置为双输入多路复用器。 第二个IMUX也被配置为双输入多路复用器。 LUT也被配置为第三个双输入多路复用器。 第一IMUX的输出连接到LUT的第一输入，第二IMUX的输出连接到LUT的第二输入端。 LUT的第三个输入接受一个选择位。

公开(公告)号：US07530033B2

公开(公告)日：2009-05-05

申请号：US11269141

申请日：2005-11-07

申请人： Andrew Caldwell ,  Herman Schmit ,  Steven Teig

发明人： Andrew Caldwell ,  Herman Schmit ,  Steven Teig

IPC分类号： G06F17/50

CPC分类号： G06F17/5054 ,  G06F17/505 ,  H03K19/1737 ,  H03K19/177

摘要： Some embodiments of the invention provide a configurable integrated circuit (“IC”). The configurable IC includes a set of multiplexers that each has a set of input terminals, a set of output terminals, and a set of select terminals. The set of multiplexers includes a group of multiplexers, where at least one input terminal of each multiplexer in the group is a permanently inverting input terminal. During at least a set of cycles during the operation of the configurable IC, several multiplexers in the group of multiplexers are used to implement a particular function.

摘要翻译： 本发明的一些实施例提供了可配置的集成电路（“IC”）。 可配置IC包括一组多路复用器，每组具有一组输入端子，一组输出端子和一组选择端子。 该组多路复用器包括一组多路复用器，其中组中的每个多路复用器的至少一个输入端是永久反相输入端。 在可配置IC的操作期间的至少一组周期期间，使用多路复用器组中的多个多路复用器来实现特定功能。

公开(公告)号：US08726213B2

公开(公告)日：2014-05-13

申请号：US12414660

申请日：2009-03-30

申请人： Andrew Caldwell ,  Herman Schmit ,  Steven Teig

发明人： Andrew Caldwell ,  Herman Schmit ,  Steven Teig

IPC分类号： G06F17/50

CPC分类号： G06F17/5054 ,  G06F17/505 ,  H03K19/1737 ,  H03K19/177

摘要： Some embodiments of the invention provide a configurable integrated circuit (“IC”). The configurable IC includes a set of multiplexers that each has a set of input terminals, a set of output terminals, and a set of select terminals. The set of multiplexers includes a group of multiplexers, where at least one input terminal of each multiplexer in the group is a permanently inverting input terminal. During at least a set of cycles during the operation of the configurable IC, several multiplexers in the group of multiplexers are used to implement a particular function.

摘要翻译： 本发明的一些实施例提供了可配置的集成电路（“IC”）。 可配置IC包括一组多路复用器，每组具有一组输入端子，一组输出端子和一组选择端子。 该组多路复用器包括一组多路复用器，其中组中的每个多路复用器的至少一个输入端是永久反相输入端。 在可配置IC的操作期间的至少一组周期期间，使用多路复用器组中的多个多路复用器来实现特定功能。