公开(公告)号：US09558114B2

公开(公告)日：2017-01-31

申请号：US13908040

申请日：2013-06-03

Applicant: Infineon Technologies AG

Inventor： Rex Kho ,  Michael Hassel ,  Wolfgang Beck ,  Thomas Liebermann

IPC: G06F12/06 ,  G11C8/12 ,  G11C16/24

CPC classification number: G06F12/0646 ,  G11C8/12 ,  G11C16/24 ,  G11C2211/5641

Abstract: The disclosure relates to an electronic memory system, and more specifically, to a system for storing data in an adjustably partitionable memory array, and a method to store data in an adjustably partitionable memory array. According to an embodiment of the disclosure, a system to store data in an adjustably partitionable memory array is provided, the system including a plurality of memory cells arranged in an array of rows and columns, a plurality of bit lines, and a plurality of switches, wherein each bit line is electrically coupled to a column of memory cells and each bit line comprises a switch configured to allow the respective bit line to be partitioned by opening of the switch.

Abstract translation: 本公开涉及一种电子存储器系统，更具体地，涉及一种用于将数据存储在可调节分区存储器阵列中的系统，以及一种将数据存储在可调节分割存储器阵列中的方法。 根据本公开的实施例，提供了一种将数据存储在可调节的可分区存储器阵列中的系统，所述系统包括以行和列排列的多个存储器单元，多个位线和多个开关 ，其中每个位线电耦合到存储器单元的列，并且每个位线包括被配置为允许通过打开所述开关来分隔相应位线的开关。

公开(公告)号：US20140359249A1

公开(公告)日：2014-12-04

申请号：US13908040

申请日：2013-06-03

Applicant: Infineon Technologies AG

Inventor： Rex Kho ,  Michael Hassel ,  Wolfgang Beck ,  Thomas Liebermann

IPC: G06F12/06

CPC classification number: G06F12/0646 ,  G11C8/12 ,  G11C16/24 ,  G11C2211/5641

Abstract: The disclosure relates to an electronic memory system, and more specifically, to a system for storing data in an adjustably partitionable memory array, and a method to store data in an adjustably partitionable memory array. According to an embodiment of the disclosure, a system to store data in an adjustably partitionable memory array is provided, the system including a plurality of memory cells arranged in an array of rows and columns, a plurality of bit lines, and a plurality of switches, wherein each bit line is electrically coupled to a column of memory cells and each bit line comprises a switch configured to allow the respective bit line to be partitioned by opening of the switch.

Abstract translation: 本公开涉及一种电子存储器系统，更具体地，涉及一种用于将数据存储在可调节分区存储器阵列中的系统，以及一种将数据存储在可调节分割存储器阵列中的方法。 根据本公开的实施例，提供了一种将数据存储在可调节的可分区存储器阵列中的系统，所述系统包括以行和列排列的多个存储器单元，多个位线和多个开关 ，其中每个位线电耦合到存储器单元的列，并且每个位线包括被配置为允许通过打开所述开关来分隔相应位线的开关。