-
公开(公告)号:US09935855B2
公开(公告)日:2018-04-03
申请号:US14142730
申请日:2013-12-27
Applicant: Intel Corporation
Inventor: Uttam Sengupta , Prashant Gandhi , Shobbit Varshney , Mandar Joshi , Shreekant Thakkar
IPC: H04B1/38 , H04B1/16 , H04L12/26 , G06F1/32 , G06Q10/10 , H04W52/02 , G06F9/445 , H04L12/58 , G06F9/54 , H04L12/24 , H04L29/06 , H04L12/46
CPC classification number: H04L43/08 , G06F1/3203 , G06F1/3209 , G06F1/3234 , G06F1/3265 , G06F1/3287 , G06F9/44505 , G06F9/542 , G06Q10/107 , G06Q10/109 , H04L12/4641 , H04L41/0631 , H04L43/045 , H04L43/16 , H04L51/00 , H04L63/0272 , H04W52/0225 , Y02D10/171 , Y02D70/00 , Y02D70/142
Abstract: An apparatus and method for a power-efficient framework to maintain data synchronization of a mobile personal computer (MPC) are described. In one embodiment, the method includes the detection of a data synchronization wakeup event while the MPC is operating according to a sleep state. Subsequent to wakeup event, at least one system resource is disabled to provide a minimum number of system resources required to re-establish a network connection. In one embodiment, user data from a network server is synchronized on the MPC without user intervention; the mobile platform system resumes operation according to the sleep state. In one embodiment, a wakeup alarm is programmed according to a user history profile regarding received e-mails. In a further embodiment, data synchronizing involves disabling a display, and throttling the system processor to operate at a reduced frequency. Other embodiments are described and claimed.