利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

3 条记录 (耗时 0.023 秒)

    4-2 compressor circuit and voltage holding circuit for use in 4-2 compressor circuit
    3.
    发明授权
    4-2 compressor circuit and voltage holding circuit for use in 4-2 compressor circuit 失效
    4-2压缩机电路和电压保持电路用于4-2压缩机电路

    公开(公告)号：US06308195B1

    公开(公告)日：2001-10-23

    申请号：US09248284

    申请日：1999-02-11

    申请人： Yuko Hirase ,  Katsunori Sawai

    发明人： Yuko Hirase ,  Katsunori Sawai

    IPC分类号： G06F750

    CPC分类号： G06F7/5338 ,  G06F7/607

    摘要： A 4-2 compressor circuit calculates the sum of first through fourth inputs and a carry input applied thereto and for furnishing the summation result and first and second carries generated during the calculation of the summation. An input value converting unit inverts the third and fourth inputs only if the third input is logic 0 and the fourth input is logic 1. A summation unit calculates the logical exclusive OR of any two of the first through fourth inputs and the carry input applied to the 4-2 compressor circuit, the logical exclusive OR of any two of the first logical exclusive OR and the remaining three inputs, the logical exclusive OR of any two of the second logical exclusive OR and the remainder, and the logical exclusive OR of the third logical exclusive OR and the remainder. The summation unit then furnishes the fourth logical exclusive OR as the summation result. A carry calculating unit calculates the first carry from the first, third, and fourth inputs. A selecting unit selects either the carry input or the second input according to the logical exclusive OR of the logical exclusive OR of any two of the first through fourth inputs and the logical exclusive OR of the remainder, and then furnishes the selected one as the second carry.

    摘要翻译： 4-2压缩机电路计算第一至第四输入和应用于其的进位输入的和，并且用于提供求和结果和在求和的计算期间产生的第一和第二输入。 输入值转换单元仅在第三输入为逻辑0且第四输入为逻辑1时反转第三和第四输入。求和单元计算第一至第四输入中的任何两个的逻辑异或或应用于 4-2压缩器电路，第一逻辑异或和其余三个输入中的任何两个的逻辑异或，第二逻辑异或和余数中的任何两个的逻辑异或，以及逻辑异或 第三个逻辑异或OR和其余。 求和单元然后提供第四逻辑异或作为求和结果。 进位计算单元从第一，第三和第四输入端计算第一进位。 选择单元根据第一至第四输入中的任意两个的逻辑异或与余数的逻辑异或逻辑异或运算来选择进位输入或第二输入，然后将所选择的逻辑异或 携带。