Capacitor energy management for unexpected power loss in datacenter SSD devices

    公开(公告)号:US11966295B2

    公开(公告)日:2024-04-23

    申请号:US17826992

    申请日:2022-05-27

    CPC classification number: G06F11/1441 G06F11/1435

    Abstract: Various implementations described herein relate to systems and methods for a Solid State Drive (SSD) to manage data in response to a power loss event, including writing data received from a host to a volatile storage of the SSD, detecting the power loss event before the data is written to a non-volatile storage of the SSD, storing the write commands to a non-volatile storage of the SSD, marking at least one storage location of the SSD associated with the write commands as uncorrectable, for example, after the power is restored.

    Systems and methods for protecting SSDs against threats

    公开(公告)号:US11586734B2

    公开(公告)日:2023-02-21

    申请号:US16805671

    申请日:2020-02-28

    Abstract: Various implementations described herein relate to systems and methods for protecting data stored on a Solid State Drive (SSD) against malware, including determining, by a controller of the SSD, a typical traffic profile, receiving, by the controller, commands from a host, and determining, by the controller, that the commands are likely caused by malware by determining that the commands deviate from the typical traffic profile. In response to determining the commands are likely caused by the malware, the controller performs a malware response action.

    Capacitor energy management for unexpected power loss in datacenter SSD devices

    公开(公告)号:US11347593B2

    公开(公告)日:2022-05-31

    申请号:US17035021

    申请日:2020-09-28

    Abstract: Various implementations described herein relate to systems and methods for a Solid State Drive (SSD) to manage data in response to a power loss event, including writing data received from a host to a volatile storage of the SSD, detecting the power loss event before the data is written to a non-volatile storage of the SSD, storing the write commands to a non-volatile storage of the SSD, marking at least one storage location of the SSD associated with the write commands as uncorrectable, for example, after the power is restored.

    BUFFER OPTIMIZATION FOR SOLID-STATE DRIVES

    公开(公告)号:US20210303199A1

    公开(公告)日:2021-09-30

    申请号:US16836112

    申请日:2020-03-31

    Abstract: A solid-state drive having an integrated circuit comprising a controller that is configured to determine, for data transferred between a host interface of the integrated circuit and nonvolatile semiconductor storage device interface of the integrated circuit, the availability of an internal buffer of the integrated circuit to transparently accumulate the transferred data, and (i) if the internal buffer is available, accumulate the data from target nonvolatile semiconductor storage devices or the host in the internal buffer, or (ii) if the internal buffer is not available, accumulate the data unit from the target nonvolatile semiconductor storage devices or the host in an external buffer communicatively coupled to the controller, wherein the external buffer is external to the integrated circuit. The controller then provides the accumulated data to the respective interfaces to furnish a read or write request from the host.

    BUFFER OPTIMIZATION FOR SOLID-STATE DRIVES
    8.
    发明公开

    公开(公告)号:US20230333774A1

    公开(公告)日:2023-10-19

    申请号:US18215726

    申请日:2023-06-28

    Abstract: A solid-state drive having an integrated circuit comprising a controller that is configured to determine, for data transferred between a host interface of the integrated circuit and nonvolatile semiconductor storage device interface of the integrated circuit, the availability of an internal buffer of the integrated circuit to transparently accumulate the transferred data, and (i) if the internal buffer is available, accumulate the data from target nonvolatile semiconductor storage devices or the host in the internal buffer, or (ii) if the internal buffer is not available, accumulate the data unit from the target nonvolatile semiconductor storage devices or the host in an external buffer communicatively coupled to the controller, wherein the external buffer is external to the integrated circuit. The controller then provides the accumulated data to the respective interfaces to furnish a read or write request from the host.

    Fairshare between multiple SSD submission queues

    公开(公告)号:US11698753B2

    公开(公告)日:2023-07-11

    申请号:US17177657

    申请日:2021-02-17

    CPC classification number: G06F3/0659 G06F3/061 G06F3/0679 G06F2212/7203

    Abstract: A method performed by a controller of an SSD, the controller coupled to a non-volatile semiconductor memory device and comprising a first command queue (Q1) and a second command queue (Q2). The method comprises selecting from a submission queue at least one command from a host, the command relating to an action to be performed on the memory device. The method comprises determining if a number of in-flight commands received from the host via the submission queue and already present in Q1 exceeds a threshold. The method comprises adding the selected command to Q2 if the threshold is exceeded, otherwise adding the selected command to Q1. The method comprises processing a first command from Q1 and a second command from Q2 to perform a first action and a second action, respectively, on the memory device, the first action being completed in advance of the second action.

    FAIRSHARE BETWEEN MULTIPLE SSD SUBMISSION QUEUES

    公开(公告)号:US20220261183A1

    公开(公告)日:2022-08-18

    申请号:US17177657

    申请日:2021-02-17

    Abstract: A method performed by a controller of an SSD, the controller coupled to a non-volatile semiconductor memory device and comprising a first command queue (Q1) and a second command queue (Q2). The method comprises selecting from a submission queue at least one command from a host, the command relating to an action to be performed on the memory device. The method comprises determining if a number of in-flight commands received from the host via the submission queue and already present in Q1 exceeds a threshold. The method comprises adding the selected command to Q2 if the threshold is exceeded, otherwise adding the selected command to Q1. The method comprises processing a first command from Q1 and a second command from Q2 to perform a first action and a second action, respectively, on the memory device, the first action being completed in advance of the second action.

Patent Agency Ranking