公开(公告)号：US20220058070A1

公开(公告)日：2022-02-24

申请号：US16996267

申请日：2020-08-18

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Jian HUANG ,  Zhenming ZHOU ,  Zhongguang Xu ,  Murong Lang

IPC: G06F11/07 ,  G06F11/10 ,  G11C16/26

Abstract: A command to read specific data stored at a memory die is received. A read operation is performed while operating both a memory controller and the memory die simultaneously at a first frequency. A processor determines whether a first error rate associated with the memory die satisfies a first error threshold criterion (e.g., UECC). Responsive to determining that the first error rate satisfies the first error threshold criterion, the read operation is repeated while operating at least one of the memory controller or the memory die at a second frequency that is different from the first frequency. The processor determines whether a second error rate associated with the memory die satisfies a second error threshold criterion. Responsive to determining that the second error rate satisfies the second error threshold criterion (e.g. UECC persists), determining that the read operation has failed.