利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

24 条记录 (耗时 0.031 秒)

    Chip having timing analysis of paths performed within the chip during the design process
    8.
    发明授权
    Chip having timing analysis of paths performed within the chip during the design process 有权
    芯片具有在设计过程中在芯片内执行的路径的定时分析

    公开(公告)号：US07823108B2

    公开(公告)日：2010-10-26

    申请号：US11934995

    申请日：2007-11-05

    申请人： James J. Curtin ,  Michael J. Cadigan, Jr. ,  Edward J. Hughes ,  Kevin M. Mcllvain ,  Jose L. Neves ,  Ray Raphy ,  Douglas S. Search

    发明人： James J. Curtin ,  Michael J. Cadigan, Jr. ,  Edward J. Hughes ,  Kevin M. Mcllvain ,  Jose L. Neves ,  Ray Raphy ,  Douglas S. Search

    IPC分类号： G06F17/50 ,  G06F9/44

    CPC分类号： G06F17/5031

    摘要： An integrated circuit chip is made using Genie, a described computer chip design tool which can analyze the data contained within an entire endpoint report, compute relationships between paths based on shared segments, and display this information graphically to the designer. Specifically, Genie groups failing paths into Timing Islands. A timing island is a group of paths which contain at least one shared segment. The most frequently shared segment is sifted to the top of the priority list for each island, and is labeled as the Hub. Thinking of timing islands as a tree, the hub of the island would be the trunk. If you chop the tree down by the trunk, all of the branches, limbs and twigs will fall down too. This is analogous to fixing the timing failures in the hub, and the fix trickling out to each of the segments that dangle off the hub.

    摘要翻译： 使用Genie制造的集成电路芯片，Genie是一种描述的计算机芯片设计工具，可以分析整个端点报告中包含的数据，计算基于共享段的路径之间的关系，并将图形显示给设计者。 具体来说，Genie团体失败了进入时代岛的路径。 定时岛是包含至少一个共享段的一组路径。 最常见的共享段被筛选到每个岛的优先级列表的顶部，并被标记为Hub。 将定时岛作为一棵树，岛上的中心将是树干。 如果树干被树干砍下来，所有的树枝，四肢和树枝也会掉下来。 这类似于在集线器中修复定时故障，并且修复程序会逐渐转移到每个从集线器上散落的段。

    Genie: a method for classification and graphical display of negative slack timing test failures
    9.
    发明授权
    Genie: a method for classification and graphical display of negative slack timing test failures 有权
    Genie：用于分类和图形显示负松弛时序测试故障的方法

    公开(公告)号：US07356793B2

    公开(公告)日：2008-04-08

    申请号：US11129784

    申请日：2005-05-16

    申请人： James J. Curtin ,  Michael J. Cadigan, Jr. ,  Edward J. Hughes ,  Kevin M. McIlvain ,  Jose L. Neves ,  Ray Raphy ,  Douglas S. Search

    发明人： James J. Curtin ,  Michael J. Cadigan, Jr. ,  Edward J. Hughes ,  Kevin M. McIlvain ,  Jose L. Neves ,  Ray Raphy ,  Douglas S. Search

    IPC分类号： G06F17/50

    CPC分类号： G06F17/5031

    摘要： Genie is a described computer chip design tool which can analyze the data contained within an entire endpoint report, compute relationships between paths based on shared segments, and display this information graphically to the designer. Specifically, Genie groups failing paths into Timing Islands. A timing island is a group of paths which contain at least one shared segment. The most frequently shared segment is sifted to the top of the priority list for each island, and is labeled as the Hub. Thinking of timing islands as a tree, the hub of the island would be the trunk. If you chop the tree down by the trunk, all of the branches, limbs and twigs will fall down too. This is analogous to fixing the timing failures in the hub, and the fix trickling out to each of the segments that dangle off the hub.

    摘要翻译： Genie是一种描述的计算机芯片设计工具，可以分析整个端点报告中包含的数据，计算基于共享段的路径之间的关系，并将图形显示给设计者。 具体来说，Genie团体失败了进入时代岛的路径。 定时岛是包含至少一个共享段的一组路径。 最常见的共享段被筛选到每个岛的优先级列表的顶部，并被标记为Hub。 将定时岛作为一棵树，岛上的中心将是树干。 如果树干被树干砍下来，所有的树枝，四肢和树枝也会掉下来。 这类似于在集线器中修复定时故障，并且修复程序会逐渐转移到每个从集线器上散落的段。

    Method for Optimizing of Pipeline Structure Placement
    10.
    发明申请
    Method for Optimizing of Pipeline Structure Placement 失效
    管道结构放置优化方法

    公开(公告)号：US20070300192A1

    公开(公告)日：2007-12-27

    申请号：US11425721

    申请日：2006-06-22

    申请人： James J. Curtin ,  Douglas S. Search

    发明人： James J. Curtin ,  Douglas S. Search

    IPC分类号： G06F17/50

    CPC分类号： G06F17/5081 ,  G06F17/5072

    摘要： Using a computer and storage, a circuit design process is executed to preserve overall design quality while obtaining quality placements for a full class of pipeline structure signatures. These signatures include classic latch to latch pipelines, as well as a variety of latch to latch and mixed logic pipelines. The process employs a method for optimizing pipeline structure placement in a circuit design, by initiating an analysis of pipeline logic structures for correcting poor quality of result (QOR) placements by identifying poor placements caused by placement algorithmic response to degenerate cases and in the process of analysis preserving high quality placements of global placement and timing to preserve preponderant non-degenerate cases in said circuit design. Then employing a plurality of global placement steps, wherein each subsequent placement's quality of result (QOR) is dependent upon the prior placement's quality of result (QOR), circuits are identified as being involved in a class of degenerate cases, and circuits having poor placements are removed by unplacing them from the global placement solution and also other non-degenerate poor quality placements are corrected.

    摘要翻译： 使用计算机和存储器，执行电路设计过程以保持整体设计质量，同时为完整类型的管道结构签名获得高质量的布局。 这些签名包括用于锁存管道的经典锁存器，以及各种锁存器和混合逻辑管线。 该过程采用一种用于优化管道结构放置在电路设计中的方法，通过启动对流水线逻辑结构的分析，通过识别由放置算法对退化情况的响应引起的不良放置，并且在过程中 分析保留了高质量的全局布局和时间安排，以便在所述电路设计中保留主要的非简并案例。 然后采用多个全局放置步骤，其中每个后续放置的结果质量（QOR）取决于先前放置的结果质量（QOR），电路被识别为涉及一类退化情况，并且电路具有差的放置 通过将它们从全局放置解决方案放置而被删除，并且其他非退化劣质布局被更正。