公开(公告)号：US20230197140A1

公开(公告)日：2023-06-22

申请号：US17645253

申请日：2021-12-20

Applicant: Micron Technology, Inc.

Inventor： Brenton Van Leeuwen ,  Christopher J. Kawamura

IPC: G11C11/408 ,  G11C11/4096 ,  G11C11/4093 ,  G11C5/06

CPC classification number: G11C11/4085 ,  G11C11/4096 ,  G11C11/4093 ,  G11C5/063

Abstract: Methods of operating memory devices are disclosed. A method may include activating a first, target word line. The method may also include coupling a second word line adjacent the first, target word line to an associated first main word line while the first, target word line is activated. Further, the method may include coupling the associated main word line to a negative word line voltage while the first, target word line is activated. Associated circuits, devices, and systems are also disclosed.

公开(公告)号：US20230178142A1

公开(公告)日：2023-06-08

申请号：US17544219

申请日：2021-12-07

Applicant: Micron Technology, Inc.

Inventor： Christopher J. Kawamura ,  J. Wayne Thompson ,  Brenton Van Leeuwen

IPC: G11C11/408

CPC classification number: G11C11/4085

Abstract: Memory devices are disclosed. A device may include a number of word line drivers, wherein each word line driver of the number of word line drivers including a first transistor and a second transistor. The device may also include a number of first driver gates, wherein the first transistor of each word line driver has a gate coupled to a dedicated first driver gate of the number of driver gates. Further, the device may include a second driver gate coupled to a gate of each second transistor of each of the number of word line drivers. Associated circuits, methods, and systems are also disclosed.