COMPUTE EXPRESS LINK DRAM + NAND SYSTEM SOLUTION

    公开(公告)号:US20240319880A1

    公开(公告)日:2024-09-26

    申请号:US18598712

    申请日:2024-03-07

    CPC classification number: G06F3/0611 G06F3/0634 G06F3/0659 G06F3/0673

    Abstract: Provided is a system comprising a first interface configured to receive first data from an external computing device, non-volatile memory operatively coupled to the first interface, and a second interface configured to communicate with a host computing device. The system also includes dynamic random-access memory (DRAM) operatively coupled to the second interface, a memory controller operatively coupled to the second interface and the DRAM and configured to control a transfer of information between the DRAM and the host computing device through the second interface, and processing circuitry at least configured to store the first data received through the first interface in the non-volatile memory.

    HOST INTERFACE FOR COMPUTE EXPRESS LINK DRAM + NAND SYSTEM SOLUTION

    公开(公告)号:US20240319896A1

    公开(公告)日:2024-09-26

    申请号:US18598767

    申请日:2024-03-07

    CPC classification number: G06F3/0634 G06F3/0604 G06F3/0659 G06F3/0673

    Abstract: Provided is a system comprising a first interface configured to receive first data from an external computing device, non-volatile memory operatively coupled to the first interface, and a second interface configured to communicate with a host computing device. The system also includes dynamic random-access memory (DRAM) operatively coupled to the second interface, a memory controller operatively coupled to the second interface and the DRAM and configured to control a transfer of information between the DRAM and the host computing device through the second interface, and processing circuitry at least configured to store the first data received through the first interface in the non-volatile memory.

Patent Agency Ranking