中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

5 records (took 0.022 seconds)

    Communications for field programmable gate array device
    1.
    发明授权
    Communications for field programmable gate array device 有权

    公开(公告)号：US12197367B2

    公开(公告)日：2025-01-14

    申请号：US18344165

    申请日：2023-06-29

    Applicant: Microsoft Technology Licensing, LLC

    Inventor： Peng Cheng ,  Ran Shu ,  Guo Chen ,  Yongqiang Xiong ,  Jiansong Zhang ,  Ningyi Xu ,  Thomas Moscibroda

    IPC: G06F13/38 ,  G06F13/12 ,  G06F13/16 ,  G06F21/76 ,  H04L65/1069 ,  H04L69/06 ,  H04L69/08 ,  H04L69/12

    Abstract: According to implementations of the subject matter described herein, there is proposed a solution for supporting communications for an FPGA device. In an implementation, the FPGA device includes an application module and protocol stack modules. The protocol stack modules are operable to access target devices based on different communication protocols via a physical interface. The FPGA device further includes a universal access module operable to receive, from the application module, first data and a first identity of a first target device, the first target device acting as a destination of the first data, and transmit, based on the first identity and predetermined first routing information, the first data to a first protocol stack module accessible to the first target device via the physical interface. By introducing the universal access module, it is possible to provide unified and direct communications for the application module.

    Communication between field programmable gate arrays
    2.
    发明授权
    Communication between field programmable gate arrays 有权

    公开(公告)号：US11042497B2

    公开(公告)日：2021-06-22

    申请号：US16616301

    申请日：2018-04-25

    Applicant: MICROSOFT TECHNOLOGY LICENSING, LLC

    Inventor： Peng Cheng ,  Ran Shu ,  Guo Chen ,  Yongqiang Xiong ,  Jiansong Zhang ,  Ningyi Xu ,  Thomas Moscibroda

    IPC: G06F13/40 ,  H04L12/725 ,  H04L12/741 ,  H04L29/06

    Abstract: The implementations of the subject matter described herein relate to communication between field programmable gate arrays. In some implementations, an FPGA device comprises a first protocol stack configured to: receive, from a source application, a data transmitting request for a destination application; package the data transmitting request into a first packet by adding a header to the data transmitting request, the header indicating the source application and the destination application; and transmit a physical address of a second protocol stack connected with the destination application. The FPGA device further comprises a PCIe interface configured to: package the first packet into a second packet based on the physical address of the second protocol stack received from the first protocol stack so that the first packet serves as a data portion of the second packet, the second packet being a TLP conforming to the PCIe standard; and transmit the second packet.

    STREAMING COMMUNICATION BETWEEN DEVICES
    3.
    发明申请
    STREAMING COMMUNICATION BETWEEN DEVICES 有权

    公开(公告)号：US20220217098A1

    公开(公告)日：2022-07-07

    申请号：US17606715

    申请日：2020-04-02

    Applicant: Microsoft Technology Licensing, LLC

    Inventor： Zhixiong Niu ,  Ran Shu ,  Lei Qu ,  Peng Chen ,  Yongqiang Xiong ,  Guo Chen

    IPC: H04L49/102 ,  H04L49/9005 ,  H04L49/90 ,  H04L67/1097

    Abstract: In accordance with implementations of the subject matter described herein, there is provided a solution for streaming communication between devices. In this solution, a memory of a first device comprising a ring buffer is allocated to be dedicated for storing a data stream of an application to be transmitted to a second electronic device. The application of the first device writes data to be transmitted into the ring buffer, to form a portion of the first data stream, and a write pointer of the ring buffer is thus updated. A portion of data is read based on a source memory address from the ring buffer via the interface device. The interface device also transmits the data portion to a second device. The read data portion is stored in a dedicated ring buffer of the memory. In accordance with the solution, an efficient streaming communication interface is provided between devices.

    Communications for field programmable gate array device
    4.
    发明授权
    Communications for field programmable gate array device 有权

    公开(公告)号：US11243901B2

    公开(公告)日：2022-02-08

    申请号：US16615053

    申请日：2018-04-24

    Applicant: MICROSOFT TECHNOLOGY LICENSING, LLC

    Inventor： Peng Cheng ,  Ran Shu ,  Guo Chen ,  Yongqiang Xiong ,  Jiansong Zhang ,  Ningyi Xu ,  Thomas Moscibroda

    IPC: G06F13/38 ,  G06F13/12 ,  G06F21/76 ,  H04L29/06 ,  G06F13/16

    Abstract: According to implementations of the subject matter described herein, there is proposed a solution for supporting communications for an FPGA device. In an implementation, the FPGA device includes an application module and protocol stack modules. The protocol stack modules are operable to access target devices based on different communication protocols via a physical interface. The FPGA device further includes a universal access module operable to receive, from the application module, first data and a first identity of a first target device, the first target device acting as a destination of the first data, and transmit, based on the first identity and predetermined first routing information, the first data to a first protocol stack module accessible to the first target device via the physical interface. By introducing the universal access module, it is possible to provide unified and direct communications for the application module.

Patent Agency Ranking