-
公开(公告)号:US10084700B1
公开(公告)日:2018-09-25
申请号:US15277697
申请日:2016-09-27
申请人: Sprint Spectrum L.P.
发明人: Rajil Malhotra , Saravana Velusamy
IPC分类号: H04W4/00 , H04L29/06 , H04L12/721 , H04W4/14 , H04L12/707 , H04W24/02 , H04L29/08 , H04W88/16
CPC分类号: H04L45/70 , H04L45/22 , H04L65/1006 , H04L65/1016 , H04L65/1073 , H04L67/303 , H04L69/12 , H04L69/14 , H04W4/14 , H04W88/06 , H04W88/16
摘要: A method and system to help control message routing in a scenario where a client device is registered with a media system via a first network and the media system is configured by default use the first network as a primary route for routing messages to the WCD. Per the disclosure, the media system will detect, while the client device is so registered via the first network, that a second network is serving the client device with a voice call, and the media system will responsively be reconfigured to use the second network as a primary route for routing of messages destined to the client device. Further, the media system may then subsequently detect that the voice call has ended, and the media system may responsively revert to being configured to use the first network as the primary route for routing of messages destined to the client device.
-
公开(公告)号:US10057387B2
公开(公告)日:2018-08-21
申请号:US15481768
申请日:2017-04-07
发明人: Charles Chen , Ryan Patrick Donohue , Donggun Keung , Xi Chen , Xiaochong Cao , Zeineddine Chair
CPC分类号: H04L69/08 , G06F9/50 , G06F13/128 , G06F13/385 , H04L12/46 , H04L12/4633 , H04L12/4641 , H04L29/06 , H04L47/6275 , H04L63/0272 , H04L63/0485 , H04L67/02 , H04L69/12 , H04L69/321 , Y02D10/14
摘要: Communication traffic processing architectures and methods are disclosed. Processing load on main Central Processing Units (CPUs) can be alleviated by offloading data processing tasks to separate hardware. In one implementation, a processing architecture includes a main processor configured to execute a first portion of a driver software to perform protocol control and management task associated with control or management packets in a packet-based protocol according to which packets are received from a device, an offload processor configured to execute a second portion of the driver software to perform data processing task for data packets received according to the packet-based protocol, an interface to enable communication with the device, and an interconnect coupled to the main processor, to the offload subsystem, and to the interface.
-
公开(公告)号:US10042804B2
公开(公告)日:2018-08-07
申请号:US14531993
申请日:2014-11-03
IPC分类号: G06F15/16 , G06F13/40 , G06F15/173 , H04L29/06 , G06F15/80 , G06F12/0815
CPC分类号: G06F13/4022 , G06F12/0815 , G06F15/17337 , G06F15/80 , G06F2212/621 , H04L69/12 , H04L69/18
摘要: A multi-processor computer system is described in which transaction processing is distributed among multiple protocol engines. The system includes a plurality of local nodes and an interconnection controller interconnected by a local point-to-point architecture. The interconnection controller comprises a plurality of protocol engines for processing transactions. Transactions are distributed among the protocol engines using destination information associated with the transactions.
-
4.
公开(公告)号:US09990226B2
公开(公告)日:2018-06-05
申请号:US14673443
申请日:2015-03-30
发明人: Zheng Song , Jian Yu
摘要: An apparatus and a method for implementing a common public radio interface (CPRI) negotiation state machine. The apparatus includes an application-specific integrated circuit (ASIC) chip and a system on chip (SOC), where the ASIC chip is configured to send an interrupt request to the SOC in condition that n transition paths of m transition paths of the CPRI negotiation state machine need to be processed by the SOC; the SOC is configured to execute the software code according to the interrupt request to generate interrupt configuration information, and send the interrupt configuration information to the ASIC chip, where the interrupt configuration information is used to indicate whether the CPRI negotiation state machine transits to a state pointed by the n transition paths; and the ASIC chip is further configured to control transition of the CPRI negotiation state machine according to the interrupt configuration information.
-
公开(公告)号:US09880844B2
公开(公告)日:2018-01-30
申请号:US14144260
申请日:2013-12-30
申请人: CAVIUM, INC.
发明人: Anh T. Tran , Gerald Schmidt , Tsahi Daniel , Mohan Balan
CPC分类号: G06F9/30145 , G06F9/30 , G06F15/76 , H04L29/0621 , H04L69/12
摘要: Embodiments of the present invention relate to fast and conditional data modification and generation in a software-defined network (SDN) processing engine. Modification of multiple inputs and generation of multiple outputs can be performed in parallel. A size of each input or output data can be large, such as in hundreds of bytes. The processing engine includes a control path and a data path. The control path generates instructions for modifying inputs and generating new outputs. The data path executes all instructions produced by the control path. The processing engine is typically programmable such that conditions and rules for data modification and generation can be reconfigured depending on network features and protocols supported by the processing engine. The SDN processing engine allows for processing multiple large-size data flows and is efficient in manipulating such data. The SDN processing engine achieves full throughput with multiple back-to-back input and output data flows.
-
公开(公告)号:US09867123B2
公开(公告)日:2018-01-09
申请号:US14976158
申请日:2015-12-21
申请人: KYOCERA Corporation
发明人: Akio Hashizume
摘要: A data processor is configured to perform first processing to acquire data that is included in reception signals received by an antenna and is transmitted in accordance with a first wireless communication scheme and second processing to acquire data that is included in the reception signals and is transmitted in accordance with a second wireless communication scheme. The data processor has, as an operating mode, a first operating mode and a second operating mode. The first operating mode is a mode in which, when the first processing is performed, the second processing is intermittently performed in place of the first processing. The second operating mode is a mode in which, when the first processing is performed, the second processing is intermittently performed in place of the first processing at intervals longer than intervals in the first operating mode.
-
公开(公告)号:US09858214B2
公开(公告)日:2018-01-02
申请号:US13896132
申请日:2013-05-16
CPC分类号: G06F13/14 , H04L63/0485 , H04L63/164 , H04L69/12 , H04L69/22 , H04L69/32
摘要: In one embodiment, to determine what tasks may be offloaded to a peripheral hardware device (e.g., to be performed in hardware on the peripheral device, rather than on the CPU(s) of the host computer), an indication from the at least one peripheral hardware device may be provided, without the peripheral hardware device first being queried to determine the task offload capabilities provided by the peripheral hardware device. In one embodiment, a large packet that includes a plurality of extension headers may be offloaded to the peripheral hardware device for segmentation. An indication of the offset where the extension headers end may be provided in connection with the large packet. In another embodiment, a packet with extension headers that come before an encryption header in the packet are not offloaded to peripheral hardware device for encryption, while packets with no extension headers before the encryption header may be offloaded.
-
公开(公告)号:US09774707B2
公开(公告)日:2017-09-26
申请号:US14295553
申请日:2014-06-04
申请人: Nicira, Inc.
IPC分类号: H04L12/741 , H04L29/06
CPC分类号: H04L69/22 , H04L45/54 , H04L45/745 , H04L69/12
摘要: A novel algorithm for packet classification that is based on a novel search structure for packet classification rules is provided. Addresses from all the containers are merged and maintained in a single Trie. Each entry in the Trie has additional information that can be traced back to the container from where the address originated. This information is used to keep the Trie in sync with the containers when the container definition dynamically changes.
-
公开(公告)号:US09763113B2
公开(公告)日:2017-09-12
申请号:US14220214
申请日:2014-03-20
发明人: Teng-Han Tsai , Xiao-Peng Chen , Tai-Lai Tung
CPC分类号: H04W24/02 , H04L69/12 , H04L69/22 , H04W52/0216 , H04W52/0232 , Y02D70/142
摘要: A wireless receiving system includes a packet searching module and a memory module. The packet searching module performs packet searching that includes adopting at least one parameter. The memory module stores the at least one parameter corresponding to a packet as a set of reference parameters. At a predetermined time point, the packet searching module again performs packet searching according to the set of reference parameters stored in the memory module.
-
公开(公告)号:US09755879B2
公开(公告)日:2017-09-05
申请号:US15156676
申请日:2016-05-17
发明人: Amer A. Hassan , Christian Huitema
CPC分类号: H04L27/265 , H04B1/0003 , H04L27/2601 , H04L27/2647 , H04L69/12 , H04L69/18 , H04W84/12
摘要: Methods and apparatuses for Orthogonal Frequency-Division Multiplexing (OFDM) communication of non-OFDM radio signals are disclosed. The non-OFDM radio signals are force-modulated into OFDM signals. In one example, a non-OFDM signal is received and is processed into an OFDM signal to produce a created OFDM signal. An actual OFDM signal is also received and is processed together with the created OFDM signal.
-
-
-
-
-
-
-
-
-