-
公开(公告)号：US12236218B2
公开(公告)日：2025-02-25
申请号：US17879447
申请日：2022-08-02
Applicant: NVIDIA Corporation
Inventor： Ashutosh Jain , Charan Pai , Deepak Ravi , Karthik Raghavan Ravi , Kiran Sj , Yogesh Kini
IPC: G06F8/41
Abstract: In various examples, techniques for performing software code verification are described. Systems and methods are disclosed for generating, using intermediate code and user input, a call graph that represents source code for software. For instance, the call graph represents at least functions (e.g., internal functions, external functions, etc.) associated with the software, calls (e.g., direct calls, call pointers, etc.) between the functions, and register information associated with the functions (e.g., variables used by the functions, assembly code used by the functions, etc.). The systems and methods may further use the call graph to perform software code verification by verifying rules from design specifications for the software and/or rules from various certification standards.
-
公开(公告)号：US20240176622A1
公开(公告)日：2024-05-30
申请号：US18070148
申请日：2022-11-28
Applicant: NVIDIA Corporation
Inventor： Karthik Raghavan Ravi , Ashutosh Jain , Rahul Suresh
CPC classification number: G06F9/3861 , G06F9/3836 , G06F9/3877 , G06F9/541
Abstract: Apparatuses, systems, and techniques to execute one or more application programming interfaces (APIs) to perform one or more operations for one or more accelerators within a heterogeneous processor. In at least one embodiment, one or more processors are to perform one or more instructions in response to one or more APIs to indicate one or more functions to be performed in response to one or more errors from one or more accelerators within a heterogeneous processor.
-
公开(公告)号：US20240176685A1
公开(公告)日：2024-05-30
申请号：US18070180
申请日：2022-11-28
Applicant: NVIDIA Corporation
Inventor： Karthik Raghavan Ravi , Ashutosh Jain , Rahul Suresh
IPC: G06F9/54
CPC classification number: G06F9/544
Abstract: Apparatuses, systems, and techniques to execute one or more application programming interfaces (APIs) to perform one or more operations for one or more accelerators within a heterogeneous processor. In at least one embodiment, one or more processors are to perform one or more instructions in response to one or more APIs to transfer information between memory of two or more accelerators.
-
Patent Agency Ranking
公开(公告)号：US20240176684A1
公开(公告)日：2024-05-30
申请号：US18070156
申请日：2022-11-28
Applicant: NVIDIA Corporation
Inventor： Karthik Raghavan Ravi , Ashutosh Jain , Rahul Suresh
IPC: G06F9/54
CPC classification number: G06F9/544
Abstract: Apparatuses, systems, and techniques to execute one or more application programming interfaces (APIs) to perform one or more operations for one or more accelerators within a heterogeneous processor. In at least one embodiment, one or more processors are to perform one or more instructions in response to one or more APIs to indicate one or more memory regions to store error information from one or more accelerators within a heterogeneous processor.
-
公开(公告)号：US20230083345A1
公开(公告)日：2023-03-16
申请号：US17468128
申请日：2021-09-07
Applicant: NVIDIA Corporation
Inventor： Ashok Kelur , Rahul Suresh , Yogesh Kini , Karthik Raghavan Ravi , Neeraja Gubba , Priyal Rathi
Abstract: Apparatuses, systems, and techniques to perform multi-architecture execution graphs. In at least one embodiment, a parallel processing platform, such as compute uniform device architecture (CUDA) generates multi-architecture execution graphs comprising a plurality of software kernels to be performed by one or more processor cores having one or more processor architectures.
-
公开(公告)号：US12229566B2
公开(公告)日：2025-02-18
申请号：US18070148
申请日：2022-11-28
Applicant: NVIDIA Corporation
Inventor： Karthik Raghavan Ravi , Ashutosh Jain , Rahul Suresh
Abstract: Apparatuses, systems, and techniques to execute one or more application programming interfaces (APIs) to perform one or more operations for one or more accelerators within a heterogeneous processor. In at least one embodiment, one or more processors are to perform one or more instructions in response to one or more APIs to indicate one or more functions to be performed in response to one or more errors from one or more accelerators within a heterogeneous processor.
-
公开(公告)号：US20240176679A1
公开(公告)日：2024-05-30
申请号：US18070084
申请日：2022-11-28
Applicant: NVIDIA Corporation
Inventor： Karthik Raghavan Ravi , Ashutosh Jain , Rahul Suresh
IPC: G06F9/54
CPC classification number: G06F9/542
Abstract: Apparatuses, systems, and techniques to execute one or more application programming interfaces (APIs) to perform one or more operations for one or more accelerators within a heterogeneous processor. In at least one embodiment, one or more processors are to perform one or more instructions in response to one or more APIs to indicate one or more operations in a sequence of operations to be performed by one or more accelerators within a heterogeneous processor.
-
公开(公告)号：US20240045662A1
公开(公告)日：2024-02-08
申请号：US17879447
申请日：2022-08-02
Applicant: NVIDIA Corporation
Inventor： Ashutosh Jain , Charan Pai , Deepak Ravi , Karthik Raghavan Ravi , Kiran SJ , Yogesh Kini
IPC: G06F8/41
CPC classification number: G06F8/434
Abstract: In various examples, techniques for performing software code verification are described. Systems and methods are disclosed for generating, using intermediate code and user input, a call graph that represents source code for software. For instance, the call graph represents at least functions (e.g., internal functions, external functions, etc.) associated with the software, calls (e.g., direct calls, call pointers, etc.) between the functions, and register information associated with the functions (e.g., variables used by the functions, assembly code used by the functions, etc.). The systems and methods may further use the call graph to perform software code verification by verifying rules from design specifications for the software and/or rules from various certification standards.
-
-
-
-
-
-
-
Search Results
8
records
(took 0.02 seconds)
