-
1.发明授权公开(公告)号：US09729360B2
公开(公告)日：2017-08-08
申请号：US13853754
申请日：2013-03-29
CPC分类号： H04L25/03866 , H04L1/0071
摘要： A manner of processing bit-interleaved data traffic in a communication network. In the increasingly-common scenario where data traffic is bit interleaved and scrambled using a PRBS (pseudo-random binary sequence) before it is transmitted from a sender to a receiver, the receiver is configured to receive the transmitted bit stream and decimate it, that is, remove the bits of the bit stream that are allocated for the receiver, prior to descrambling. To accomplish this, the receiver employs an LFSR (linear feedback shift register) similar or identical to the one used by the sender to scramble the data. The LFSR is initialized by employing helper bits inserted by the sender or an initialization unit, and may employ other techniques for phase adjustment or state skipping depending on the nature of the transmitted bit stream.
-
2.发明申请Method And Apparatus For Processing Bit-Interleaved Data Traffic In A Communication Network 有权在通信网络中处理位交错数据流量的方法和装置公开(公告)号：US20140126919A1
公开(公告)日：2014-05-08
申请号：US13853754
申请日：2013-03-29
IPC分类号： H04B10/66
CPC分类号： H04L25/03866 , H04L1/0071
摘要： A manner of processing bit-interleaved data traffic in a communication network. In the increasingly-common scenario where data traffic is bit interleaved and scrambled using a PRBS (pseudo-random binary sequence) before it is transmitted from a sender to a receiver, the receiver is configured to receive the transmitted bit stream and decimate it, that is, remove the bits of the bit stream that are allocated for the receiver, prior to descrambling. To accomplish this, the receiver employs an LFSR (linear feedback shift register) similar or identical to the one used by the sender to scramble the data. The LFSR is initialized by employing helper bits inserted by the sender or an initialization unit, and may employ other techniques for phase adjustment or state skipping depending on the nature of the transmitted bit stream.
摘要翻译： 在通信网络中处理比特交织的数据业务的方式。 在越来越常见的情况下，在从发送器发送到接收器之前，使用PRBS（伪随机二进制序列）将数据业务进行比特交织和加扰，接收器被配置为接收所发送的比特流并对其进行抽取， 是在解扰之前去除分配给接收机的比特流的比特。 为了实现这一点，接收机采用与发送方使用的LFSR（线性反馈移位寄存器）类似或相同的数据来加扰数据。 通过使用由发送者或初始化单元插入的辅助位来初始化LFSR，并且可以根据发送的比特流的性质使用用于相位调整或状态跳过的其他技术。
-
公开(公告)号：US20160233884A1
公开(公告)日：2016-08-11
申请号：US14615717
申请日：2015-02-06
CPC分类号： H03M13/112 , H03M13/1122 , H03M13/6502 , H03M13/6572 , H03M13/6575 , H03M13/6577
摘要： In general, a minimum determination capability, adapted for determining one or more minimum values from a set of values, is provided. The minimum determination capability may enable, for a set of values, determination of a first minimum value representing a smallest value of the set of values and a second minimum value representing an approximation of a next-smallest value of the set of values. The minimum determination capability may enable, for a set of values where each of the values is represented as a respective set of bits at a respective set of bit positions, determination of a minimum value of the set of values based on a set of bitwise comparisons performed for the respective bit positions of the values.
摘要翻译： 通常，提供适于从一组值确定一个或多个最小值的最小确定能力。 最小确定能力可以为一组值确定表示该组值的最小值的第一最小值，以及表示该组值的下一个最小值的近似值的第二最小值。 对于一组值，最小确定能力可以使得其中每个值被表示为在相应位位置集合处的相应位组的值的集合，基于一组比特比较来确定该组值的最小值 对于值的各个位位置执行。
-
公开(公告)号：US09590657B2
公开(公告)日：2017-03-07
申请号：US14615717
申请日：2015-02-06
CPC分类号： H03M13/112 , H03M13/1122 , H03M13/6502 , H03M13/6572 , H03M13/6575 , H03M13/6577
摘要： In general, a minimum determination capability, adapted for determining one or more minimum values from a set of values, is provided. The minimum determination capability may enable, for a set of values, determination of a first minimum value representing a smallest value of the set of values and a second minimum value representing an approximation of a next-smallest value of the set of values. The minimum determination capability may enable, for a set of values where each of the values is represented as a respective set of bits at a respective set of bit positions, determination of a minimum value of the set of values based on a set of bitwise comparisons performed for the respective bit positions of the values.
摘要翻译： 通常，提供适于从一组值确定一个或多个最小值的最小确定能力。 最小确定能力可以为一组值确定表示该组值的最小值的第一最小值，以及表示该组值的下一个最小值的近似值的第二最小值。 对于一组值，最小确定能力可以使得其中每个值被表示为在相应位位置集合处的相应位组的值的集合，基于一组比特比较来确定该组值的最小值 对于值的各个位位置执行。
-
公开(公告)号：US20160233883A1
公开(公告)日：2016-08-11
申请号：US14615686
申请日：2015-02-06
IPC分类号： H03M13/11
CPC分类号： H03M13/112 , H03M13/1122 , H03M13/6502 , H03M13/6569 , H03M13/6575 , H03M13/6577
摘要： In general, a minimum determination capability, adapted for determining one or more minimum values from a set of values, is provided. The minimum determination capability may enable, for a set of values, determination of a first minimum value representing a smallest value of the set of values and a second minimum value representing an approximation of a next-smallest value of the set of values. The minimum determination capability may enable, for a set of values where each of the values is represented as a respective set of bits at a respective set of bit positions, determination of a minimum value of the set of values based on a set of bitwise comparisons performed for the respective bit positions of the values.
-
-
-
-
搜索结果
5 条记录 (耗时 0.035 秒)
