-
1.发明申请公开(公告)号：US20190006018A1
公开(公告)日：2019-01-03
申请号：US15752790
申请日：2017-09-04
发明人： Jun FANG , Jie ZHANG , Jiguo WANG , Fuqiang LI
摘要： A shift register unit circuit is disclosed that includes a first node control circuit, a second node control circuit, and a plurality of output circuits. Each of the plurality of output circuits is connected to a respective output terminal and provides a gate drive signal to the respective output terminal. Also disclosed are a method of driving the shift register unit circuit, a gate drive circuit, and a display apparatus.
-
2.发明申请公开(公告)号：US20190080780A1
公开(公告)日：2019-03-14
申请号：US15772410
申请日：2017-10-30
发明人： Jiguo WANG , Jun FAN , Fuqiang LI
摘要： Embodiments of the present disclosure provide a shift register circuitry and a driving method thereof, a gate driving circuitry, and a display device. The shift register circuitry includes an input circuit and a plurality of output circuits coupled to the input circuit. The input circuit is coupled to an input signal terminal, and is configured to, under the control of the voltage at the input signal terminal, cause the plurality of output circuits to operate. Each of the plurality of output circuits is coupled to a respective clock signal terminal and a respective output signal terminal, and is configured to operate to couple the clock signal terminal to the output signal terminal so as to output a driving signal at the output signal terminal.
-
3.发明申请SHIFT REGISTER AND DRIVING METHOD THEREOF, GATE DRIVING CIRCUIT AND DISPLAY APPARATUS 审中-公开移动寄存器及其驱动方法，门驱动电路和显示设备公开(公告)号：US20170061922A1
公开(公告)日：2017-03-02
申请号：US15145269
申请日：2016-05-03
发明人： Jiguo WANG
CPC分类号： G09G3/3677 , G09G2300/0408 , G09G2310/0286 , G09G2310/08 , G11C19/184 , G11C19/188 , G11C19/28
摘要： There are presented a shift register and a driving method thereof, a gate driving circuit and a display apparatus. The shift register includes a first feedback module and a pull-down module, wherein the first feedback module comprises at least two feedback units, control terminals of respective feedback units are connected to different control points respectively, each feedback unit has an input terminal connected to a first level input terminal and an output terminal connected to a first node, the first node is connected to a control terminal of the pull-down module, and the pull-down module has an input terminal connected to the first level input terminal and an output terminal connected to a signal output terminal of the shift register. The shift register is used to enhance noise resistance capability of the shift register.
摘要翻译： 提出了移位寄存器及其驱动方法，门驱动电路和显示装置。 移位寄存器包括第一反馈模块和下拉模块，其中第一反馈模块包括至少两个反馈单元，各个反馈单元的控制端分别连接到不同的控制点，每个反馈单元的输入端连接到 第一级输入端子和连接到第一节点的输出端子，第一节点连接到下拉模块的控制端子，并且下拉模块具有连接到第一级输入端子的输入端子和 输出端子连接到移位寄存器的信号输出端子。 移位寄存器用于增强移位寄存器的抗噪声能力。
-
公开(公告)号：US20190235294A1
公开(公告)日：2019-08-01
申请号：US16180419
申请日：2018-11-05
发明人： Zhengkui WANG , Jian SUN , Fei HUANG , Jiguo WANG , Yun QIAO , Xiaozhou ZHAN , Han ZHANG , Zhen WANG , Wenwen QIN , Lele CONG , Peng LIU , Jianjun ZHANG
IPC分类号： G02F1/1333 , G02F1/1362 , G02F1/1368 , G06F3/044 , G06F3/041
摘要： An array substrate includes a base substrate, a plurality of first signal lines extending in a first direction, a plurality of second signal lines located on a different layer from the first signal lines and extending in a second direction intersecting the first direction, and a plurality of touch signal lines extending in the second direction disposed on the base substrate. Each touch signal line includes a first touch line segment and a second touch line segment, the first touch line segment disposed on the same layer as the first signal lines, and at least partially overlapping with at least one of the second signal lines in a direction perpendicular to a surface of the base substrate, the second touch line segment disposed on a different layer from the first signal lines, and the first touch line segment electrically connected with the second touch line segment through a first via.
-
公开(公告)号：US20200258464A1
公开(公告)日：2020-08-13
申请号：US15769036
申请日：2017-10-10
发明人： Jiguo WANG
摘要： The present disclosure provides a shift register, a GOA circuit, a display device, and a driving method. A shift register is provided which comprises: at least one input sub-circuit for charging a pull-up node; at least one output sub-circuit for outputting a respective clock signal; first reset sub-circuit(s) for pulling the potential of the respective signal output terminal down to a reference potential; a first noise reduction sub-circuit for performing noise reduction on the pull-up node through a signal input from the reference potential terminal; a second noise reduction sub-circuit for performing noise reduction on the pull-down node through a signal input from the reference potential terminal; and a second reset sub-circuit for controlling the potential of the pull-down node under control of a signal input from the reset clock signal input terminal.
-
公开(公告)号：US20210074231A1
公开(公告)日：2021-03-11
申请号：US16959372
申请日：2019-12-23
发明人： Jiguo WANG , Jun FAN
摘要： The present disclosure provides a pixel circuit and a driving method thereof, a display panel and a display device. The pixel circuit includes a switching circuit, an inverter, a potential maintaining circuit, and a charging circuit, the switching circuit writes data voltage signal into a first node under control of scanning signal, the first node is connection node of the switching circuit, the inverter, the potential maintaining circuit and the charging circuit; the inverter inverts potential of the first node and outputs inverted potential to a second node, the second node is connection node of the inverter and the charging circuit; the potential maintaining circuit maintains potential of the first node in response to the switching circuit being turned off; and the charging circuit controls display of a display unit according to potential of the first node and potential of the second node.
-
7.发明申请公开(公告)号：US20200286570A1
公开(公告)日：2020-09-10
申请号：US16339752
申请日：2018-09-14
发明人： Yue SHAN , Jiguo WANG , Jun FAN
摘要： A shift register and a corresponding driving method, a gate driving circuit and a display device, the shift registers includes an input and reset circuit, a first output circuit, a second output circuit, a first pull-down circuit and a second pull-down circuit; the first output circuit and the second output circuit output gate driving signals according to potentials at a first clock signal terminal and a second clock signal terminal respectively, the first pull-down circuit and the second pull-down circuit reset potentials at a pull up node, a first output terminal a second output terminal according to potentials at a first pull-down node a second pull-down node respectively.
-
8.发明申请公开(公告)号：US20200251173A1
公开(公告)日：2020-08-06
申请号：US16617127
申请日：2018-08-07
发明人： Jiguo WANG , Jun FAN , Yishan FU
IPC分类号： G11C19/28 , G09G3/3275 , G09G3/36
摘要： A source driving sub-circuit includes a shift register circuit and a latch circuit. The latch circuit includes a resetter and a latch. The resetter is coupled to an enabling signal terminal, a reset signal terminal and the latch. The latch is coupled to the shift register circuit and a data signal terminal. The latch is configured to receive signals output from the shift register circuit and at least in response to the signals output from the shift register circuit. And the resetter is configured to receive a signal provided from the enabling signal terminal and a signal provided from the reset terminal, and reset the at least one data signal latched by the latch in response to the signal provided from the enabling signal terminal.
-
公开(公告)号：US20200160769A1
公开(公告)日：2020-05-21
申请号：US16622756
申请日：2018-11-12
发明人： Yishan FU , Jun FAN , Fuqiang LI , Jiguo WANG
摘要： A gate driving sub-circuit, a driving method and a gate driving circuit are provided. The gate driving sub-circuit includes an input signal end, a shift signal output end, an inverted phase shift signal output end, a positive phase shift clock signal input end, an inverted phase shift clock signal input end, a first control clock signal input end, a second control clock signal input end, a first gate driving signal output end, a second gate driving signal output end, a shift register circuit and a control output circuit. The control output circuit includes a first control output sub-circuit and a second control output sub-circuit.
-
公开(公告)号：US20180342187A1
公开(公告)日：2018-11-29
申请号：US15759722
申请日：2017-09-13
发明人： Yue SHAN , Jun FAN , Jiguo WANG , Yishan FU , Mingchao MA
CPC分类号： G09G3/20 , G09G2310/0286 , G09G2310/06 , G11C19/28 , G11C19/287
摘要： A shift register, a gate driving circuit, a display panel and a driving method. The shift register includes: an input circuit, an output circuit, a pull-up-node pull-down circuit, a first control circuit, a second control circuit and an output pull-down circuit. The first control circuit is configured to write a fourth clock signal into a first pull-down node and write a first power voltage into a second pull-down node responsive to a first control signal, and to write the first power voltage into the first pull-down node responsive to a voltage of a pull-up node. The second control circuit is configured to write the fourth clock signal into the second pull-down node and write the first power voltage into the first pull-down node responsive to a second control signal, and to write the first power voltage into the second pull-down node responsive to the voltage of the pull-up node.
-
-
-
-
-
-
-
-
-
搜索结果
19 条记录 (耗时 0.021 秒)
