公开(公告)号：US11749332B2

公开(公告)日：2023-09-05

申请号：US17174073

申请日：2021-02-11

Applicant: QUALCOMM Incorporated

Inventor： Kunal Desai ,  Saurabh Jaiswal ,  Vikrant Kumar ,  Swaraj Sha ,  Dharmesh Parikh

IPC: G11C29/00 ,  G11C11/406 ,  G06F12/06 ,  G11C11/408 ,  G11C11/4093

CPC classification number: G11C11/40618 ,  G06F12/0607 ,  G11C11/408 ,  G11C11/4093 ,  G11C11/40615 ,  G06F12/06

Abstract: Various embodiments include methods and devices for portion interleaving for asymmetric size memory portions. Embodiments may include determining an asymmetric memory portion assignment for an interleave unit, determining a consumed address space offset for consumed address space of a memory, modifying an address of the interleave unit using the consumed address space offset, and assigning the interleave unit to an interleave granule in the asymmetric memory portion using the modified address in a compact manner before assigning another interleave unit to another interleave granule. Embodiments may include receiving an address of memory access request in a memory, mapping the address to an interleave granule in an asymmetric memory portion, assigning consecutive interleave units to the interleave granule while the interleave granule has unused space before assigning another interleave unit to another interleave granule, and implementing the memory access request at the mapped address.

公开(公告)号：US11494120B2

公开(公告)日：2022-11-08

申请号：US17061889

申请日：2020-10-02

Applicant: QUALCOMM INCORPORATED

Inventor： Vikrant Kumar ,  Karthik Chandrasekar

IPC: G06F3/06

Abstract: Memory transactions in a computing device may be scheduled by forming subsets of a set of memory transactions corresponding to memory transaction requests directed to a DRAM. Each subset may include transactions identified by the same combination of direction (read or write) and DRAM rank as each other. The transactions selected for inclusion in each subset may be determined based on efficiency. One of the subsets may be selected based on a metric applied to each subset, and the transactions in the selected subset may be sent to the DRAM.

公开(公告)号：US20240402944A1

公开(公告)日：2024-12-05

申请号：US18495215

申请日：2023-10-26

Applicant: QUALCOMM Incorporated

Inventor： Alain Artieri ,  Jungwon Suh ,  Subbarao Palacharla ,  Vikrant Kumar ,  Riccardo Iacobacci

IPC: G06F3/06

Abstract: This disclosure provides systems, methods, and devices for memory systems that support processing data and metadata within a memory of a memory device. In a first aspect, a method of controlling a memory device includes executing a first request in a first rank of the memory device during a first time period, wherein the first time period comprises a first data access portion and a first metadata access portion; and executing a second request in a second rank of the memory device during a second time period, wherein the second time period comprises a second data access portion and a second metadata access portion, wherein executing the first request in the first rank and executing the second request in the second rank comprises interleaving the first request and the second request between the first rank and the second rank. Other aspects and features are also claimed and described.