WIDEBAND FILTER WITH RESONATORS AND INDUCTORS

    公开(公告)号:US20210257989A1

    公开(公告)日:2021-08-19

    申请号:US17245901

    申请日:2021-04-30

    Abstract: Aspects of the disclosure are directed to a bandpass filter including a first, second, third and fourth resonators, wherein the second and third resonators are in parallel, wherein the first resonator includes a first and second terminals, wherein the second resonator includes a second resonator top terminal and a second resonator bottom terminal, wherein the third resonator includes a third resonator top terminal and a third resonator bottom terminal, wherein the fourth resonator includes a third terminal and a fourth terminal; wherein the first terminal is coupled to the second resonator top terminal, wherein the second terminal is coupled to the third resonator top terminal, wherein the third terminal is coupled to the third resonator bottom terminal, wherein the fourth terminal is coupled to the second resonator bottom terminal; a first inductor coupled to the first and third terminals; and a second inductor coupled to the second and fourth terminals.

    ON-DIE ELECTROSTATIC DISCHARGE PROTECTION

    公开(公告)号:US20210057404A1

    公开(公告)日:2021-02-25

    申请号:US16990418

    申请日:2020-08-11

    Inventor: Kai LIU Xiaoju YU Ye LU

    Abstract: Disclosed are devices and methods for on-die electrostatic discharge (ESD) protection in an electronic device. Aspects disclosed include an electronic device including a protected circuit disposed within a die having a first port and a second port. A first inductor is also disposed within the die and is electrically coupled to the first port. A second inductor is also disposed within the die and electrically coupled to the second port. The first inductor and the second inductor are routed in close proximity and are configured so the first inductor is out of phase with the second inductor.

    PASSIVE ON GLASS PLANARIZATION
    4.
    发明申请

    公开(公告)号:US20200350124A1

    公开(公告)日:2020-11-05

    申请号:US16748775

    申请日:2020-01-21

    Inventor: Xia LI Bin YANG Kai LIU

    Abstract: Planarization of the M1 metal layer reduces surface roughness and fills in pin-holes for a more reliable capacitor. For example, a MIM capacitor on a glass substrate may begin with patterning of the M1 layer, deposition of a planarization material, etch back the planarization material to planarize the M1 surface and fill in any pits/pin-holes. In addition, multiple-cycles of deposit and etch back further reduce M1 surface roughness and fill in possible pin-holes to acceptable level.

    INDUCTIVE DEVICE
    5.
    发明申请

    公开(公告)号:US20240387092A1

    公开(公告)日:2024-11-21

    申请号:US18317366

    申请日:2023-05-15

    Abstract: An inductive device includes multiple packaged devices, each including a body and a conductor layer within the body and a set of external connectors. The conductor layer of a packaged device includes a set of conductive lines electrically connected to the set of external connectors of the packaged device. Conductive lines of two packaged devices of the inductive device are at an angle relative to one another. External connectors of the packaged devices are coupled to one another to electrically connect the sets of conductive lines to define one or more coils, each coil having multiple turns and each turn including a conductive line of each packaged device.

    WIDEBAND FILTER WITH RESONATORS AND INDUCTORS

    公开(公告)号:US20200266512A1

    公开(公告)日:2020-08-20

    申请号:US16279902

    申请日:2019-02-19

    Abstract: Aspects of the disclosure are directed to a bandpass filter including a first, second, third and fourth resonators, wherein the second and third resonators are in parallel, wherein the first resonator includes a first and second terminals, wherein the second resonator includes a second resonator top terminal and a second resonator bottom terminal, wherein the third resonator includes a third resonator top terminal and a third resonator bottom terminal, wherein the fourth resonator includes a third terminal and a fourth terminal; wherein the first terminal is coupled to the second resonator top terminal, wherein the second terminal is coupled to the third resonator top terminal, wherein the third terminal is coupled to the third resonator bottom terminal, wherein the fourth terminal is coupled to the second resonator bottom terminal; a first inductor coupled to the first and third terminals; and a second inductor coupled to the second and fourth terminals.

    INTEGRATED INDUCTORS FOR POWER MANAGEMENT CIRCUITS

    公开(公告)号:US20200211958A1

    公开(公告)日:2020-07-02

    申请号:US16232596

    申请日:2018-12-26

    Inventor: Kai LIU Gang LIN

    Abstract: A power supply package is disclosed, including a power management integrated circuit (PMIC) die with a plurality of switching circuits, and a plurality of integrated 3-dimensional (3D) inductors disposed around the PMIC die. Each 3D inductor corresponds to a switching circuit and is electrically coupled to first and second connections for the corresponding switching circuit. An integrated electromagnetic interference (EMI) shield is disposed between the PMIC and the 3D inductors.

    INTEGRATED DEVICE AND INTEGRATED PASSIVE DEVICE COMPRISING INDUCTIVELY COUPLED INDUCTORS SURROUNDED BY A MAGNETIC MATERIAL

    公开(公告)号:US20250105145A1

    公开(公告)日:2025-03-27

    申请号:US18475080

    申请日:2023-09-26

    Abstract: A device comprising a die substrate; a plurality of interconnects located over the die substrate, wherein the plurality of interconnects comprise a first plurality of interconnects comprising a first plurality of via interconnects, wherein the first plurality of interconnects are configured as a first inductor; and a second plurality of interconnects comprising a second plurality of via interconnects, wherein the second plurality of interconnects are configured as a second inductor; wherein the first inductor and the second inductor are intertwined, at least one magnetic layer that surrounds at least part of the first plurality of via interconnects and at least part of the second plurality of via interconnects; and at least one dielectric layer located over the die substrate.

Patent Agency Ranking