RECONFIGURABLE AMPLIFIER
    1.
    发明公开

    公开(公告)号:US20240305327A1

    公开(公告)日:2024-09-12

    申请号:US18667309

    申请日:2024-05-17

    CPC classification number: H04B1/18 H03F3/19 H03F2200/294 H03F2200/451

    Abstract: An amplifying circuit includes a first reconfigurable amplifier configured to selectively operate in a cascode mode or a non-cascode mode, wherein an input of the first reconfigurable amplifier is coupled to a first input of the amplifying circuit, and an output of the first reconfigurable amplifier is coupled to an output of the amplifying circuit. The amplifying circuit also includes a second reconfigurable amplifier configured to selectively operate in the cascode mode or the non-cascode mode, wherein an input of the second reconfigurable amplifier is coupled to a second input of the amplifying circuit, and an output of the second reconfigurable amplifier is coupled to the output of the amplifying circuit.

    RECONFIGURABLE AMPLIFIER
    2.
    发明申请

    公开(公告)号:US20230057499A1

    公开(公告)日:2023-02-23

    申请号:US17404948

    申请日:2021-08-17

    Abstract: A reconfigurable amplifier includes a first transistor having a gate coupled to an input of the reconfigurable amplifier, and a source coupled to a ground. The reconfigurable amplifier also includes a gate control circuit, and a second transistor having a gate coupled to the gate control circuit, a source coupled to a drain of the first transistor, and a drain coupled to an output of the reconfigurable amplifier, wherein the gate control circuit is configured to output a bias voltage to the gate of the second transistor in a cascode mode, and output a switch voltage to the gate of the second transistor in a non-cascode mode. The reconfigurable amplifier further includes a load coupled to the output of the reconfigurable amplifier.

    RECONFIGURABLE AMPLIFIER
    3.
    发明公开

    公开(公告)号:US20230283312A1

    公开(公告)日:2023-09-07

    申请号:US18317011

    申请日:2023-05-12

    CPC classification number: H04B1/18 H03F3/19 H03F2200/294 H03F2200/451

    Abstract: An amplifying circuit includes a first reconfigurable amplifier configured to selectively operate in a cascode mode or a non-cascode mode, wherein an input of the first reconfigurable amplifier is coupled to a first input of the amplifying circuit, and an output of the first reconfigurable amplifier is coupled to an output of the amplifying circuit. The amplifying circuit also includes a second reconfigurable amplifier configured to selectively operate in the cascode mode or the non-cascode mode, wherein an input of the second reconfigurable amplifier is coupled to a second input of the amplifying circuit, and an output of the second reconfigurable amplifier is coupled to the output of the amplifying circuit.

Patent Agency Ranking