公开(公告)号：US20240372640A1

公开(公告)日：2024-11-07

申请号：US18635469

申请日：2024-04-15

Applicant: Renesas Electronics Corporation

Inventor： Christian MARDMÖLLER ,  Mohamed SOUBHI ,  Stefan GELDREICH

IPC: H04J3/06 ,  H04L1/00 ,  H04L67/12

Abstract: The present document relates to a processing device and a method for performing time stamping of data at a high level of integrity such as ASIL (Automotive Safety Integrity Level) D. The processing device processes a data frame comprising data. Furthermore, upon reception of a trigger which is indicative of the processing of the data frame, the processing device captures a time stamp using a primary timer. Next, the processing device generates validation data based on the data frame and the time stamp. In addition, the processing device stores the validation data in conjunction with the data frame and the time stamp in a memory module.

公开(公告)号：US20240202086A1

公开(公告)日：2024-06-20

申请号：US18065813

申请日：2022-12-14

Applicant: Renesas Electronics Corporation

Inventor： Mohamed SOUBHI

IPC: G11C29/42 ,  G11C29/52

CPC classification number: G11C29/42 ,  G11C29/52

Abstract: A detection circuit for detecting faulty operation of an error correction code (ECC) decoder that is configured for diagnosing whether an error has occurred in input data to the ECC decoder, wherein the ECC decoder is further configured for outputting an error detection signal indicative of whether the error has been detected and potentially corrected by the ECC decoder and output data based on the input data, and wherein the detection circuit includes a first stage configured to generate a first check signal indicative of whether there is a mismatch between the input data and the output data of the ECC decoder, and a second stage configured to generate a second check signal indicative of whether faulty operation of the ECC decoder has been detected based on the first check signal and the error detection signal of the ECC decoder.

公开(公告)号：US20230119255A1

公开(公告)日：2023-04-20

申请号：US17961693

申请日：2022-10-07

Applicant: Renesas Electronics Corporation

Inventor： Mohamed SOUBHI

IPC: G06F21/72 ,  G06F12/14 ,  G06F15/78

Abstract: An integrated circuit includes a safety processor and a secure computing module including a secure processor, first and second cryptographic units for encrypting and decrypting data, and first and second data transfer units for transferring data between a memory and the first and second cryptographic units respectively. The first cryptographic unit and the first data transfer unit provide a first cryptographic data handling system and the second cryptographic unit and the second data transfer unit provide a second cryptographic data handling system. The secure computing module includes selector circuitry for selectively coupling and uncoupling the first and second cryptographic units in response to control signals from a switch. In a first mode, the first and second cryptographic data handling systems are uncoupled and operable independently of each other. In a second mode, the first and second cryptographic data handling system are coupled and operable together to provide hardware redundancy.