利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

44 条记录 (耗时 0.035 秒)

    Backplane interface adapter with error control and redundant fabric
    9.
    发明授权
    Backplane interface adapter with error control and redundant fabric 有权
    具有错误控制和冗余结构的背板接口适配器

    公开(公告)号：US07596139B2

    公开(公告)日：2009-09-29

    申请号：US09988066

    申请日：2001-11-16

    申请人： Ronak Patel ,  Ming G. Wong ,  Yu-mei Lin ,  Andrew Chang

    发明人： Ronak Patel ,  Ming G. Wong ,  Yu-mei Lin ,  Andrew Chang

    IPC分类号： H04L12/28

    CPC分类号： H04L45/74 ,  H04L47/50 ,  H04L47/6225 ,  H04L49/153 ,  H04L49/1538 ,  H04L49/25 ,  H04L49/30 ,  H04L49/3063 ,  H04L49/352 ,  H04L49/90 ,  H04L49/901

    摘要： A backplane interface adapter with error control and redundant fabric for a high-performance network switch. The error control may be provided by an administrative module that includes a level monitor, a stripe synchronization error detector, a flow controller, and a control character presence tracker. The redundant fabric transceiver of the backplane interface adapter improves the adapter's ability to properly and consistently receive receive narrow input cells carrying packets of data and output wide striped cells to a switching fabric.

    摘要翻译： 具有错误控制和冗余结构的背板接口适配器，用于高性能网络交换机。 错误控制可以由包括电平监视器，条带同步错误检测器，流量控制器和控制字符存在跟踪器的管理模块来提供。 背板接口适配器的冗余结构收发器改进了适配器正确和一致地接收接收数据包的窄输入单元并向交换结构输出宽条带单元的能力。

    Network switch cross point
    10.
    发明授权
    Network switch cross point 失效

    公开(公告)号：US07356030B2

    公开(公告)日：2008-04-08

    申请号：US09855015

    申请日：2001-05-15

    申请人： Andrew Chang ,  Ronak Patel ,  Ming G. Wong

    发明人： Andrew Chang ,  Ronak Patel ,  Ming G. Wong

    IPC分类号： H04L12/28

    CPC分类号： H04L49/30 ,  H04L47/50 ,  H04L47/6225 ,  H04L49/101 ,  H04L49/153 ,  H04L49/1538 ,  H04L49/1546 ,  H04L49/254 ,  H04L49/352 ,  H04L49/40 ,  H04L49/90 ,  H04L49/901

    摘要： A switching fabric having cross points that process multiple stripes of serial data. Each cross point includes a plurality of port slices and ports. Each port includes a plurality of FIFOs, a FIFO read arbitrator, a multiplexer, a dispatcher, and an accumulator. In one embodiment, each cross point has eight ports and eight port slices. A method for processing a stripe of data at a cross point at one port slice includes storing data received from other port slices in a plurality of FIFOs and arbitrating the reading of the stored data. A step of writing data received from a port at the one port slice to an appropriate FIFO in a different port slice is also included. In one embodiment, a method for processing data in port slice based on wide cell encoding and an external flow control command is provided.