公开(公告)号：US20230376229A1

公开(公告)日：2023-11-23

申请号：US17663847

申请日：2022-05-18

Applicant: STMicroelectronics S.r.I.

Inventor： Walter Girardi

IPC: G06F3/06

CPC classification number: G06F3/0655 ,  G06F3/0602 ,  G06F3/0671

Abstract: A circuit for reading or writing a RAM includes a shift register coupled to the RAM, a test data input, and a test data output. The circuit further includes a control circuit configured to generate a pulse every N clock cycles, each pulse triggering a RAM access operation transferring data between the shift register and the RAM, N being equal to a data width of the RAM divided by a parallel factor, the parallel factor being a number of pins in either the test data input or the test data output configured for parallel data loading.