-
公开(公告)号:US20240361959A1
公开(公告)日:2024-10-31
申请号:US18684941
申请日:2023-01-11
Inventor: Jun PIAO
IPC: G06F3/06
CPC classification number: G06F3/067 , G06F3/0604 , G06F3/0644 , G06F3/0655
Abstract: A distributed storage space management method, a computing device and a storage medium are provided. An embodiment is applied to a hardware smart card, which is deployed on a local host as a local hardware smart card. A corresponding storage space is partitioned for a local virtual device from a pre-configured storage device; the partitioned storage space is simulated to generate a simulated storage device corresponding to the local virtual device, for use by the local virtual device. A storage space application request of a remote hardware smart card is received, and according to the request, a corresponding storage space is partitioned for a remote virtual device from the pre-configured storage device, so that the partitioned storage space is simulated by means of the remote hardware smart card to generate a simulated storage device corresponding to the remote virtual device, for use by the remote virtual device.
-
公开(公告)号:US12131056B2
公开(公告)日:2024-10-29
申请号:US17214426
申请日:2021-03-26
Applicant: PURE STORAGE, INC.
Inventor: Prakash Darji
CPC classification number: G06F3/0655 , G06F3/0604 , G06F3/0676 , G06F3/0679 , H04L63/102
Abstract: Providing data management as-a-service, including: presenting one or more available data services to a user; receiving a selection of one or more selected data services; and applying, in dependence upon the one or more selected data services, one or more data services policies to a dataset associated with the user.
-
公开(公告)号:US12124730B2
公开(公告)日:2024-10-22
申请号:US17863401
申请日:2022-07-13
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Wonsuk Jung , Taeyoung Kim
IPC: G06F3/06
CPC classification number: G06F3/0655 , G06F3/0604 , G06F3/0679
Abstract: An electronic device includes at least one processor, a Universal Flash Storage (UFS) device controller operatively coupled with the at least one processor, a UFS interface including a plurality of downstream lanes for transmitting data and a plurality of upstream lanes for transmitting data and storage including a cache memory and a plurality of non-volatile memories. The at least one processor transmits a first control signal to instruct measuring a temperature of the storage and identifying of the measured temperature exceeding a threshold value to the UFS device controller, receives a status signal indicating that the measured temperature exceeds the threshold value from the UFS device controller, and based on the status signal, transmits, to the UFS device controller, a second control signal to instruct that deactivating at least some of the plurality of downstream lanes and upstream lanes, or deactivating the cache memory in the storage.
-
公开(公告)号:US12124729B2
公开(公告)日:2024-10-22
申请号:US17687018
申请日:2022-03-04
Applicant: Micron Technology, Inc.
Inventor: Nicola Del Gatto , Federica Cresci , Emanuele Confalonieri
IPC: G06F3/06
CPC classification number: G06F3/0655 , G06F3/061 , G06F3/0673
Abstract: Systems, apparatuses, and methods related to a controller for managing metrics and telemetry are described. A controller includes a front end portion, a central controller portion, a back end portion, and a management unit. The central controller portion can include a cache to store data associated with the performance of the memory operations, metric logic configured to collect metrics related to performance of the memory operations, load telemetry logic configured to collect load telemetry associated with performance of the memory operations within a threshold time, and a storage area to store the collected metrics and the collected load telemetry. The management unit memory of the controller can store metrics and load telemetry associatAND ed with monitoring the characteristics of the memory controller, and based on the stored metrics and load telemetry, alter at least one characteristic of the computing system.
-
公开(公告)号:US20240345765A1
公开(公告)日:2024-10-17
申请号:US18351855
申请日:2023-07-13
Applicant: SK hynix Inc.
Inventor: Yoon Jae SHIN , Min Jeong KIM
IPC: G06F3/06
CPC classification number: G06F3/0655 , G06F3/0604 , G06F3/0679 , G11C11/4074
Abstract: A semiconductor device includes an internal voltage control circuit including an amplifier circuit and a plurality of drivers. The internal voltage control circuit is configured to drive an internal voltage through the sharing of the amplifier circuit and a driver that is activated, among the plurality of drivers, after the start of a standby operation and an active operation. The semiconductor device also includes a core circuit including a plurality of banks. The core circuit is configured to perform an operation of a bank that is activated, among the plurality of banks, by receiving the internal voltage.
-
6.
公开(公告)号:US20240338147A1
公开(公告)日:2024-10-10
申请号:US18745077
申请日:2024-06-17
Applicant: Commvault Systems, Inc.
Inventor: Avinash LAKSHMAN , Anand Vishwanath VASTRAD , Srinivas LAKSHMAN , Suhani GUPTA
IPC: G06F3/06
CPC classification number: G06F3/0655 , G06F3/0604 , G06F3/0619 , G06F3/064 , G06F3/065 , G06F3/0652 , G06F3/0664 , G06F3/067
Abstract: A distributed data storage system using erasure coding (EC) provides advantages of EC data storage while retaining high resiliency for EC data storage architectures having fewer data storage nodes than the number of EC data-plus-parity fragments. An illustrative embodiment is a three-node data storage system with EC 4+2. Incoming data is temporarily replicated to ameliorate the effects of certain storage node outages or fatal disk failures, so that read and write operations can continue from/to the storage system. The system is equipped to automatically heal failed EC write attempts in a manner transparent to users and/or applications: when all storage nodes are operational, the distributed data storage system automatically converts the temporarily replicated data to EC storage and reclaims storage space previously used by the temporarily replicated data. Individual hardware failures are healed through migration techniques that reconstruct and re-fragment data blocks according to the governing EC scheme.
-
7.
公开(公告)号:US20240338145A1
公开(公告)日:2024-10-10
申请号:US18296834
申请日:2023-04-06
Applicant: NetApp, Inc.
Inventor: Sohan Shetty , Anoop Vijayan , Akhil Kaushik , Rohit Chaudhary
IPC: G06F3/06
CPC classification number: G06F3/0655 , G06F3/0604 , G06F3/067
Abstract: According to an example, a computer-implemented method comprises initiating a first process for atomically setting the primary bias state with a first node of a primary storage cluster of a multi-site distributed storage system due to a temporary loss of connectivity to a mediator or a temporary mediator failure, releasing an atomic lock for the first process on the first node of the primary storage cluster, sending the first process and an associated first generation indicator to a first node of a secondary storage cluster of the multi-site distributed storage system to handle the first process for setting the primary bias state, and initiating a second process for atomically clearing a primary bias state with the first node or any node of the primary storage cluster based on detecting a connection to the mediator or detecting that the mediator is available.
-
公开(公告)号:US12112810B2
公开(公告)日:2024-10-08
申请号:US18296430
申请日:2023-04-06
Applicant: Kioxia Corporation
Inventor: Naoki Matsunaga
IPC: G11C7/00 , G06F3/06 , G06F11/10 , G11C11/56 , G11C16/04 , G11C16/06 , G11C16/26 , G11C16/34 , G11C29/52
CPC classification number: G11C16/26 , G06F3/0619 , G06F3/064 , G06F3/0655 , G06F3/0679 , G06F11/1068 , G11C11/5628 , G11C11/5642 , G11C16/04 , G11C16/0483 , G11C16/06 , G11C16/3404 , G11C16/349 , G11C16/3495 , G11C29/52
Abstract: According to one embodiment, there is provided a non-volatile semiconductor storage device including a non-volatile memory, a monitoring section, a determining section, and a notification processing section. The non-volatile memory includes a plurality of memory cells driven by word lines and a voltage generating section that generates a read voltage to be applied to the word lines. The monitoring section monitors a change in a threshold distribution of the plurality of memory cells upon performing a read processing to read data from the plurality of memory cells by applying the read voltage to the word lines. The determining section determines a degree of deterioration of the non-volatile memory in accordance with a monitoring result by the monitoring section. The notification processing section notifies a life of the non-volatile memory in accordance with a determining result by the determining section.
-
公开(公告)号:US20240329843A1
公开(公告)日:2024-10-03
申请号:US18672604
申请日:2024-05-23
Applicant: NetApp, Inc.
Inventor: Anoop Vijayan , Akhil Kaushik , Sohan Shetty , Dhruvil Shah
IPC: G06F3/06
CPC classification number: G06F3/0611 , G06F3/0614 , G06F3/0655 , G06F3/067
Abstract: Multi-site distributed storage systems and computer-implemented methods are described for improving a resumption time for processing of input/output (I/O) operations during an automatic unplanned failover (AUFO). A first storage cluster includes a first set of consistency groups (CGs) and a second storage cluster includes a second mirrored set of CGs. A computer-implemented method includes prefetching, with a user space of the second storage cluster, configuration information from a replicated database prior to starting the AUFO workflow, sending the configuration information to a kernel space of the second storage cluster on a per CG level while queuing the AUFO workflow, and determining if any in progress workflows conflict with the AUFO workflow.
-
公开(公告)号:US20240329833A1
公开(公告)日:2024-10-03
申请号:US18192694
申请日:2023-03-30
Applicant: Advanced Micro Devices, Inc. , ATI Technologies ULC
Inventor: Christopher J. Brennan , Akshay Lahiry , Guennadi Riguer
IPC: G06F3/06
CPC classification number: G06F3/0604 , G06F3/0655 , G06F3/0673
Abstract: Techniques for performing memory operations are disclosed herein. The techniques include generating a plurality of performance log entries based on observed operations; generating a plurality of memory access log entries based on the observed operations, wherein each performance log entry of the plurality of performance log entries are associated with one or more memory access log entries of the plurality of memory access log entries, wherein each performance log entry is associated with an epoch; and wherein each memory access log entry is associated with an epoch and a memory address range.
-
-
-
-
-
-
-
-
-