-
1.
公开(公告)号:US20020109510A1
公开(公告)日:2002-08-15
申请号:US09943414
申请日:2001-08-30
发明人: Edoardo Botti , Mauro Cleris , Antonio Grosso
IPC分类号: G01R023/20
CPC分类号: G01R23/20
摘要: There is provided an adjustable harmonic distortion detector that includes a clock signal source, means for the detection of a first period of evaluation, and means for the detection of a second period of evaluation. The detector has the characteristic that a first block memorizes a number equal to the clock pulses present in the first period of evaluation, a multiplier block performs a multiplication between the number stored in the first block and a multiplicative factor during the second period of evaluation, and a second block memorizes the outcome. The second block is adapted to generate an output signal when the outcome in the second block is equal to zero.
摘要翻译: 提供了一种可调节谐波失真检测器,其包括时钟信号源,用于检测第一期评估的装置,以及用于检测第二期评估的装置。 检测器的特征在于,第一块存储与第一时间段中存在的时钟脉冲相等的数字,乘法器块在第二个时间段内执行存储在第一个数据块中的数字和乘法因子之间的相乘, 第二个区块记录结果。 当第二块中的结果等于零时,第二块适于产生输出信号。
-
公开(公告)号:US20020036579A1
公开(公告)日:2002-03-28
申请号:US09921643
申请日:2001-08-03
发明人: Antonio Grosso , Edoardo Botti
IPC分类号: H03M001/66
CPC分类号: H03M1/825 , G06F1/025 , H03F3/217 , H03F2200/342 , H03F2200/351 , H03K7/08
摘要: A PWM power amplifier having at least one PCM/PWM converter fed by PCM digital input signals and producing PWM digital output signals, and at least one power amplification final stage of the PWM digital output signals. At least one PCM/PWM converter includes a counter fed with at least one clock signal produced by a clock generator device and having a digital comparator suitable for comparing the PCM digital input signals of at least one PCM/PWM converter with a digital comparison signal produced by the counter and producing in output the PWM digital signals. The clock generator device includes a pulse generator device and an oscillator; the pulse generator device receives a signal at a frequency that is equal to the frequency of the PCM digital input signals of the at least one PCM/PWM converter and produces in output reset pulses. The reset pulses are sent in input to the oscillator, which produces in output the at least one clock signal.
摘要翻译: 一个PWM功率放大器,具有由PCM数字输入信号馈送并产生PWM数字输出信号的至少一个PCM / PWM转换器,以及PWM数字输出信号的至少一个功率放大末级。 至少一个PCM / PWM转换器包括一个馈给至少一个由时钟发生器装置产生的时钟信号的计数器,并且具有数字比较器,适用于将至少一个PCM / PWM转换器的PCM数字输入信号与产生的数字比较信号进行比较 由计数器输出PWM数字信号。 时钟发生器装置包括脉冲发生器装置和振荡器; 脉冲发生器装置以等于至少一个PCM / PWM转换器的PCM数字输入信号的频率的频率接收信号,并产生输出复位脉冲。 复位脉冲在输入端发送到振荡器,在输出中产生至少一个时钟信号。
-