Circuit for biasing an external resistive sensor

    公开(公告)号:US12073860B2

    公开(公告)日:2024-08-27

    申请号:US18191639

    申请日:2023-03-28

    IPC分类号: G11B5/60 H03F1/02

    摘要: According to an embodiment, a circuit includes a biasing and a low-frequency recovery circuit. The biasing circuit includes a voltage digital to analog converter (V-DAC), a differential difference amplifier coupled to the V-DAC, a common-mode feedback (CMFB) amplifier coupled to the differential difference amplifier, and a first pair of transistors arranged as a high-impedance structure and coupled to the differential difference amplifier and the CMFB amplifier. The low-frequency recovery circuit includes a current digital to analog converter (C-DAC), a second pair of transistors arranged as a high-impedance structure and coupled to the first pair of transistors, a pair of resistors having a resistance value equal to half a resistance of the resistive sensor, the pair of resistors arranged between the second pair of transistors and coupled to the C-DAC, and a gain circuit coupled to shared nodes between the second pair of transistors and the pair of resistors.

    CONTROL MODULE FOR A RESONANT SWITCHED-CAPACITOR CONVERTER AND METHOD FOR CONTROLLING A RESONANT SWITCHED-CAPACITOR CONVERTER

    公开(公告)号:US20230353052A1

    公开(公告)日:2023-11-02

    申请号:US18300945

    申请日:2023-04-14

    IPC分类号: H02M3/158 H02M1/00 H02M1/08

    摘要: A control module, for a resonant switched-capacitor converter with an inductor, includes a controller stage, an input stage generating a control signal indicating a control quantity, a delay stage generating a duration signal indicating a time quantity, and a circuit indicating zero crossings of the inductor current. If the control quantity is variable, the input stage clamps the control quantity to a control threshold. When in normal mode, the controller stage controls the converter to carry out a phase sequence with timings that depend on the zero crossings and the time quantity, so the converter generates an output current that depends on the time quantity and is prevented from dropping below a minimum current. If the output voltage reaches an upper threshold, the controller stage switches into pulse-skipping mode to suspend the phase sequence, and resumes the phase sequence after the output voltage drops to a lower threshold.

    CIRCUIT FOR BIASING AN EXTERNAL RESISTIVE SENSOR

    公开(公告)号:US20230386514A1

    公开(公告)日:2023-11-30

    申请号:US18191639

    申请日:2023-03-28

    IPC分类号: G11B5/60 H03F1/02

    摘要: According to an embodiment, a circuit includes a biasing and a low-frequency recovery circuit. The biasing circuit includes a voltage digital to analog converter (V-DAC), a differential difference amplifier coupled to the V-DAC, a common-mode feedback (CMFB) amplifier coupled to the differential difference amplifier, and a first pair of transistors arranged as a high-impedance structure and coupled to the differential difference amplifier and the CMFB amplifier. The low-frequency recovery circuit includes a current digital to analog converter (C-DAC), a second pair of transistors arranged as a high-impedance structure and coupled to the first pair of transistors, a pair of resistors having a resistance value equal to half a resistance of the resistive sensor, the pair of resistors arranged between the second pair of transistors and coupled to the C-DAC, and a gain circuit coupled to shared nodes between the second pair of transistors and the pair of resistors.

    CONTROL MODULE FOR A RESONANT SWITCHED-CAPACITOR CONVERTER AND METHOD FOR CONTROLLING A RESONANT SWITCHED-CAPACITOR CONVERTER

    公开(公告)号:US20230327555A1

    公开(公告)日:2023-10-12

    申请号:US18295538

    申请日:2023-04-04

    IPC分类号: H02M3/158 H02M3/07 H02M1/00

    CPC分类号: H02M3/158 H02M3/07 H02M1/0025

    摘要: A control module, for a resonant switched-capacitor converter having first, second, third and fourth cascaded switches and generating an output voltage, includes a timing circuit generating a clock, a controller generating first and second control signals indicating, respectively, first and second control quantities, the difference between which being a function of the difference between a reference quantity and a feedback quantity depending on the output voltage, first and second delay circuits that generate first and second logic signals and, respectively, third and fourth logic signals, the first and third logic signals being delayed with respect to the clock as a function of, respectively, the first and second control quantities, the second and fourth control signals being respectively the logic negation of the first and third logic signals, and a driver that controls the first, second, third, and fourth switches based on, respectively, the first, second, third, and fourth logic signals.