公开(公告)号：US20190377375A1

公开(公告)日：2019-12-12

申请号：US16550513

申请日：2019-08-26

Applicant: Samsung Electronics Co., Ltd.

Inventor： Hee-Won Kang ,  In-Hyuk Go ,  Nam-Su Kim ,  Eun-Ji Moon ,  Jae-Sang YUN

IPC: G05F1/46 ,  G11C5/14 ,  H01L23/00 ,  H01L23/538 ,  G05F1/565 ,  H01L25/065

Abstract: A power supply circuit includes a first comparator, a second comparator, a first voltage regulator, an output terminal, a first path and a second path. The first comparator compares a first input voltage with a first reference voltage to generate a first control signal. The second comparator compares a second input voltage with the first reference voltage to generate a second control signal. A voltage level of the second input voltage is different from a voltage level of the first input voltage. The first voltage regulator is selectively enabled based on the first control signal and the second control signal, and generates a first voltage based on the first input voltage. A voltage level of the first voltage is substantially the same as the voltage level of the second input voltage. The output terminal is configured to output one of the second input voltage and the first voltage as a power supply voltage. The first path directly provides the first input voltage to the first voltage regulator. The second path directly provides the second input voltage to the output terminal. The second input voltage bypasses the first voltage.

公开(公告)号：US20220414033A1

公开(公告)日：2022-12-29

申请号：US17670962

申请日：2022-02-14

Applicant: Samsung Electronics Co., Ltd.

Inventor： Kwangsoo PARK ,  Jae-Sang YUN ,  Su-Jin KIM ,  Jiwoon PARK

IPC: G06F13/16 ,  G06F13/40

Abstract: Disclosed is an electronic device which includes a plurality of memory devices, a memory controller, a first signal line that makes electrical connection between the memory controller and a first branch point, a second signal line that makes electrical connection between the first branch point and a second branch point, a third signal line that makes electrical connection between the first branch point and a third branch point, a fourth signal line that electrically connects the second branch point and the first memory device, a fifth signal line that electrically connects the second branch point and the second memory device, a sixth signal line that electrically connects the third branch point and the third memory device, and a stub that includes a first end electrically connected with at least one of the plurality of signal lines, and a second end being left open-circuit.

公开(公告)号：US20220366940A1

公开(公告)日：2022-11-17

申请号：US17879479

申请日：2022-08-02

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Ji Woon PARK ,  Jae-Sang YUN

IPC: G11C5/06 ,  H01L23/00 ,  G11C5/02

Abstract: A solid state drive (SSD) device, including a substrate; a first buffer chip disposed on the substrate; a second buffer chip disposed on the first buffer chip; a plurality of first nonvolatile memory chips connected to the second buffer chip through wire bonding; a controller configured to transmit a control signal to the plurality of first nonvolatile memory chips through a first channel; and a first redistribution layer disposed in the substrate and configured to electrically connect the first channel to the first buffer chip, wherein the first buffer chip is connected to the first redistribution layer through flip chip bonding, and the second buffer chip is connected to the first redistribution layer through a first wire.