-
公开(公告)号:US11496753B2
公开(公告)日:2022-11-08
申请号:US17060127
申请日:2020-10-01
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Woojoo Kim , Seongmin Cheon
IPC: H04N19/184 , H04N19/156 , H04N19/426
Abstract: A display driver circuit configured to drive a display panel includes a memory, a decoder, and a controller. The memory stores first data using data from outside of the display driver circuit. The decoder decodes the stored first data. The controller generates compression data using the decoded first data. While an image based on the decoded first data is displayed on the display panel, when second data based on the data from the outside are not stored in the memory after the first data are stored in the memory, the controller controls the decoder such that the decoder does not operate and controls the memory such that the compression data are stored in the memory.
-
公开(公告)号:US10834411B2
公开(公告)日:2020-11-10
申请号:US16150365
申请日:2018-10-03
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Woojoo Kim , Seongmin Cheon
IPC: H04N19/184 , H04N19/156 , H04N19/426
Abstract: A display driver circuit configured to drive a display panel includes a memory, a decoder, and a controller. The memory stores first data using data from outside of the display driver circuit. The decoder decodes the stored first data. The controller generates compression data using the decoded first data. While an image based on the decoded first data is displayed on the display panel, when second data based on the data from the outside are not stored in the memory after the first data are stored in the memory, the controller controls the decoder such that the decoder does not operate and controls the memory such that the compression data are stored in the memory.
-
公开(公告)号:US20200092516A1
公开(公告)日:2020-03-19
申请号:US16415100
申请日:2019-05-17
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Young-Bae Moon , Junho Park , Sang-Min Lee , Seongmin Cheon , Kyoung Hwan Kwon
IPC: H04N7/01 , H04N7/56 , G06F1/3234 , G06F3/041 , G06F3/047
Abstract: A display driver circuit includes a source driver configured to output display data to data lines, a controller configured to control the source driver, based on a synchronization signal, and a frequency adjusting circuit configured to extend a first time interval of the synchronization signal from a first length to a second length, such that time interval in which the display data is not output to the data lines is extended, when second image data are not received from an external device during a reference time interval after first image data are received from the external device, and shorten the first time interval, from the second length to a third length, when an instruction is received from the external device after the first time interval is extended to the second length.
-
公开(公告)号:US12223917B2
公开(公告)日:2025-02-11
申请号:US18380419
申请日:2023-10-16
Applicant: Samsung Electronics Co., Ltd.
Inventor: Seongmin Cheon , Jihyun Ahn , Donghwy Kim , Jong-Kon Bae , Yunpyo Hong
IPC: G09G3/3275 , G09G3/3266
Abstract: A display driving integrated circuit performs an adaptive frame operation. An operation method of the display driving integrated circuit includes outputting current frame data to an external display panel, starting to receive next frame data from an external device after a first time point, the first time point being a time point when a first time period elapses, the first time period immediately following a second time point at which the current frame data are completely output, and generating a vertical synchronization signal at a third time point synchronized with a cycle of an emission control signal, in response to starting to receive the next frame data.
-
公开(公告)号:US12081776B2
公开(公告)日:2024-09-03
申请号:US18050515
申请日:2022-10-28
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Woojoo Kim , Seongmin Cheon
IPC: H04N19/184 , H04N19/156 , H04N19/426
CPC classification number: H04N19/184 , H04N19/156 , H04N19/428
Abstract: A display driver circuit configured to drive a display panel includes a memory, a decoder, and a controller. The memory stores first data using data from outside of the display driver circuit. The decoder decodes the stored first data. The controller generates compression data using the decoded first data. While an image based on the decoded first data is displayed on the display panel, when second data based on the data from the outside are not stored in the memory after the first data are stored in the memory, the controller controls the decoder such that the decoder does not operate and controls the memory such that the compression data are stored in the memory.
-
公开(公告)号:US11810519B2
公开(公告)日:2023-11-07
申请号:US17398947
申请日:2021-08-10
Applicant: Samsung Electronics Co., Ltd.
Inventor: Seongmin Cheon , Jihyun Ahn , Donghwy Kim , Jong-Kon Bae , Yunpyo Hong
IPC: G09G3/3275 , G09G3/3266
CPC classification number: G09G3/3275 , G09G3/3266 , G09G2310/0243 , G09G2310/08 , G09G2320/02 , G09G2320/10 , G09G2360/18 , G09G2370/00
Abstract: A display driving integrated circuit performs an adaptive frame operation. An operation method of the display driving integrated circuit includes outputting current frame data to an external display panel, starting to receive next frame data from an external device after a first time point, the first time point being a time point when a first time period elapses, the first time period immediately following a second time point at which the current frame data are completely output, and generating a vertical synchronization signal at a third time point synchronized with a cycle of an emission control signal, in response to starting to receive the next frame data.
-
公开(公告)号:US10674112B2
公开(公告)日:2020-06-02
申请号:US16415100
申请日:2019-05-17
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Young-Bae Moon , Junho Park , Sang-Min Lee , Seongmin Cheon , Kyoung Hwan Kwon
IPC: G06F1/3234 , H04N7/01 , H04N7/56 , G06F3/047 , G06F3/041
Abstract: A display driver circuit includes a source driver configured to output display data to data lines, a controller configured to control the source driver, based on a synchronization signal, and a frequency adjusting circuit configured to extend a first time interval of the synchronization signal from a first length to a second length, such that time interval in which the display data is not output to the data lines is extended, when second image data are not received from an external device during a reference time interval after first image data are received from the external device, and shorten the first time interval, from the second length to a third length, when an instruction is received from the external device after the first time interval is extended to the second length.
-
-
-
-
-
-