Display driver circuit supporting operation in a low power mode of a display device

    公开(公告)号:US11496753B2

    公开(公告)日:2022-11-08

    申请号:US17060127

    申请日:2020-10-01

    Abstract: A display driver circuit configured to drive a display panel includes a memory, a decoder, and a controller. The memory stores first data using data from outside of the display driver circuit. The decoder decodes the stored first data. The controller generates compression data using the decoded first data. While an image based on the decoded first data is displayed on the display panel, when second data based on the data from the outside are not stored in the memory after the first data are stored in the memory, the controller controls the decoder such that the decoder does not operate and controls the memory such that the compression data are stored in the memory.

    Display driver circuit supporting operation in a low power mode of a display device

    公开(公告)号:US10834411B2

    公开(公告)日:2020-11-10

    申请号:US16150365

    申请日:2018-10-03

    Abstract: A display driver circuit configured to drive a display panel includes a memory, a decoder, and a controller. The memory stores first data using data from outside of the display driver circuit. The decoder decodes the stored first data. The controller generates compression data using the decoded first data. While an image based on the decoded first data is displayed on the display panel, when second data based on the data from the outside are not stored in the memory after the first data are stored in the memory, the controller controls the decoder such that the decoder does not operate and controls the memory such that the compression data are stored in the memory.

    DISPLAY DRIVER CIRCUIT FOR ADJUSTING FRAMERATE TO REDUCE POWER CONSUMPTION

    公开(公告)号:US20200092516A1

    公开(公告)日:2020-03-19

    申请号:US16415100

    申请日:2019-05-17

    Abstract: A display driver circuit includes a source driver configured to output display data to data lines, a controller configured to control the source driver, based on a synchronization signal, and a frequency adjusting circuit configured to extend a first time interval of the synchronization signal from a first length to a second length, such that time interval in which the display data is not output to the data lines is extended, when second image data are not received from an external device during a reference time interval after first image data are received from the external device, and shorten the first time interval, from the second length to a third length, when an instruction is received from the external device after the first time interval is extended to the second length.

    Display driver circuit supporting operation in a low power mode of a display device

    公开(公告)号:US12081776B2

    公开(公告)日:2024-09-03

    申请号:US18050515

    申请日:2022-10-28

    CPC classification number: H04N19/184 H04N19/156 H04N19/428

    Abstract: A display driver circuit configured to drive a display panel includes a memory, a decoder, and a controller. The memory stores first data using data from outside of the display driver circuit. The decoder decodes the stored first data. The controller generates compression data using the decoded first data. While an image based on the decoded first data is displayed on the display panel, when second data based on the data from the outside are not stored in the memory after the first data are stored in the memory, the controller controls the decoder such that the decoder does not operate and controls the memory such that the compression data are stored in the memory.

    Display driver circuit for adjusting framerate to reduce power consumption

    公开(公告)号:US10674112B2

    公开(公告)日:2020-06-02

    申请号:US16415100

    申请日:2019-05-17

    Abstract: A display driver circuit includes a source driver configured to output display data to data lines, a controller configured to control the source driver, based on a synchronization signal, and a frequency adjusting circuit configured to extend a first time interval of the synchronization signal from a first length to a second length, such that time interval in which the display data is not output to the data lines is extended, when second image data are not received from an external device during a reference time interval after first image data are received from the external device, and shorten the first time interval, from the second length to a third length, when an instruction is received from the external device after the first time interval is extended to the second length.

Patent Agency Ranking