公开(公告)号：US20190038151A1

公开(公告)日：2019-02-07

申请号：US16044921

申请日：2018-07-25

Applicant: Samsung Electronics Co., Ltd.

Inventor： Dong-Hyun LEE ,  Ik-Joo BYUN ,  Seung-Hwan SHIN ,  Jun-Seok OH ,  Dong-Wook KIM ,  Jong-Min CHOI ,  Tae-Ho KIM ,  Seung-Eun LEE

IPC: A61B5/021 ,  A61B5/024 ,  G06T7/00 ,  G06T7/11 ,  A61B5/00

Abstract: An electronic device includes a first sensor, a camera, and a processor functionally connected to the first sensor and the camera, wherein the processor is configured to acquire a first biometric signal through the first sensor and a second biometric signal through the camera at a first location, acquire a third biometric signal through the first sensor and a fourth biometric signal through the camera at a second location, and determine a blood pressure based on the first biometric signal and the second biometric signal acquired at the first location and the third biometric signal and the fourth biometric signal acquired at the second location.

公开(公告)号：US20130336071A1

公开(公告)日：2013-12-19

申请号：US13913710

申请日：2013-06-10

Applicant: Samsung Electronics Co., Ltd

Inventor： Ohsuk KWON ,  Sang-Hyun JOO ,  HyeongJun KIM ,  Kitae PARK ,  Seung-Hwan SHIN

IPC: G11C16/10

CPC classification number: G11C16/10 ,  G11C16/24 ,  G11C16/3459

Abstract: A nonvolatile memory device includes a memory cell array including a plurality of memory cells, a page buffer circuit connected with the memory cell array via a plurality of bit lines and configured to selectively pre-charge the plurality of bit lines, and control logic configured to control the page buffer circuit such that a pre-charge voltage is applied to selected bit lines of the plurality of bit lines during a first time at a read operation and such that a pre-charge voltage is applied to selected bit lines of the plurality of bit lines during a second time different from the first time at a verification read operation. The second time is determined on the basis of the number of selected bit lines of the plurality of bit lines at the verification read operation.

Abstract translation: 非易失性存储器件包括包括多个存储器单元的存储单元阵列，经由多个位线与存储单元阵列连接并被配置为选择性地预充电多个位线的页缓冲器电路，以及配置为 控制页面缓冲器电路，使得在读取操作的第一时间期间将预充电电压施加到多个位线的选定位线，并且使得预充电电压被施加到多个位线中的选定位线 在第二时间不同于在验证读取操作的第一时间的位线。 基于在验证读取操作中的多个位线的选定位线的数量来确定第二次。