公开(公告)号：US20220244851A1

公开(公告)日：2022-08-04

申请号：US17165675

申请日：2021-02-02

Applicant: Seagate Technology LLC

Inventor： Hemant MANE ,  Rajesh Maruti BHAGWAT ,  Avinash Suresh PISAL ,  Niranjan Anant POL

IPC: G06F3/06 ,  G06F13/10 ,  G06F13/42

Abstract: An implementation of a device disclosed herein includes a field programmable gate array (FPGA) circuit and a non-volatile memory (NVM) configured external to the FPGA circuit and configured to communicate with an in-system programming (ISP) manager configured on the FPGA circuit, wherein the NVM is further configured to store one or more system parameters and one or more firmware images, wherein the ISP manager being configured to detect an ISP mode in response to receiving a signal from an ISP switch and executing an ISP state machine to update one or more FPGA CPU control registers with one or more of the system parameters and the one or more of the firmware images stored on the NVM.